Received-SPF: pass (google.com: domain of linux-kernel+bounces-45076-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
Date: Tue, 30 Jan 2024 18:05:13 +0000
From: Conor Dooley <conor@kernel.org>
To: Johan Jonker <jbx6244@gmail.com>
Cc: robh+dt@kernel.org, hjc@rock-chips.com, heiko@sntech.de,
	andy.yan@rock-chips.com, krzysztof.kozlowski+dt@linaro.org,
	conor+dt@kernel.org, airlied@gmail.com, daniel@ffwll.ch,
	maarten.lankhorst@linux.intel.com, tzimmermann@suse.de,
	mripard@kernel.org, markyao0591@gmail.com,
	dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/6] dt-bindings: display: rockchip,dw-hdmi: add
 power-domains property
Message-ID: <20240130-crispy-unmatched-afcce4aec17e@spud>
References: <6626d288-ecf1-436b-b0a3-3417308a8633@gmail.com>
 <1ba8b40d-005a-4665-afd9-a4eacf3e3031@gmail.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="2iFecx6ZOPfafH63"
Content-Disposition: inline
In-Reply-To: <1ba8b40d-005a-4665-afd9-a4eacf3e3031@gmail.com>


--2iFecx6ZOPfafH63
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Jan 30, 2024 at 03:57:23PM +0100, Johan Jonker wrote:
> Most Rockchip hdmi nodes are part of a power domain.
> Add a power-domains property.

Acked-by: Conor Dooley <conor.dooley@microchip.com>

> Fix example.

Just a note, in the future please explain why simply reordering the
properties constitutes "fixing" the example. I figure your intention is
to align with the (new) documentation about property ordering.

Thanks,
Conor.

>=20
> Signed-off-by: Johan Jonker <jbx6244@gmail.com>
> ---
>  .../bindings/display/rockchip/rockchip,dw-hdmi.yaml   | 11 ++++++++---
>  1 file changed, 8 insertions(+), 3 deletions(-)
>=20
> diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip,=
dw-hdmi.yaml b/Documentation/devicetree/bindings/display/rockchip/rockchip,=
dw-hdmi.yaml
> index cd0a42f35f24..6f421740b613 100644
> --- a/Documentation/devicetree/bindings/display/rockchip/rockchip,dw-hdmi=
=2Eyaml
> +++ b/Documentation/devicetree/bindings/display/rockchip/rockchip,dw-hdmi=
=2Eyaml
> @@ -94,6 +94,9 @@ properties:
>        - const: default
>        - const: unwedge
>=20
> +  power-domains:
> +    maxItems: 1
> +
>    ports:
>      $ref: /schemas/graph.yaml#/properties/ports
>=20
> @@ -141,16 +144,18 @@ examples:
>      #include <dt-bindings/clock/rk3288-cru.h>
>      #include <dt-bindings/interrupt-controller/arm-gic.h>
>      #include <dt-bindings/interrupt-controller/irq.h>
> +    #include <dt-bindings/power/rk3288-power.h>
>=20
>      hdmi: hdmi@ff980000 {
>          compatible =3D "rockchip,rk3288-dw-hdmi";
>          reg =3D <0xff980000 0x20000>;
> -        reg-io-width =3D <4>;
> -        ddc-i2c-bus =3D <&i2c5>;
> -        rockchip,grf =3D <&grf>;
>          interrupts =3D <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
>          clocks =3D <&cru  PCLK_HDMI_CTRL>, <&cru SCLK_HDMI_HDCP>;
>          clock-names =3D "iahb", "isfr";
> +        ddc-i2c-bus =3D <&i2c5>;
> +        power-domains =3D <&power RK3288_PD_VIO>;
> +        reg-io-width =3D <4>;
> +        rockchip,grf =3D <&grf>;
>=20
>          ports {
>              #address-cells =3D <1>;
> --
> 2.39.2
>=20
>=20

--2iFecx6ZOPfafH63
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZbk6WQAKCRB4tDGHoIJi
0vTuAP9WxYdzOWJ6nFmWTJinRfGUrrU/M+NVw8FPcWb7jZGUGwEAyMAn+FmqPdNy
c+ri0fW3UOjKkRIGQMzaUxqa0kHx1wo=
=nMOD
-----END PGP SIGNATURE-----

--2iFecx6ZOPfafH63--