Received: by 2002:a05:7412:d1aa:b0:fc:a2b0:25d7 with SMTP id ba42csp1669865rdb; Wed, 31 Jan 2024 05:55:55 -0800 (PST) X-Google-Smtp-Source: AGHT+IEN6lS1oXS2LSaCFBRJgx0roqhCy919N1KbQY/2mN4lbcPiWwUfbPotGd2b1AILp4mg2D8s X-Received: by 2002:ae9:e645:0:b0:785:341f:4d8c with SMTP id x5-20020ae9e645000000b00785341f4d8cmr3513391qkl.8.1706709355163; Wed, 31 Jan 2024 05:55:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706709355; cv=pass; d=google.com; s=arc-20160816; b=sJenvHB4T4EBp+4qrnbO9lfLGHG7jy6W1kJJ5hLuf0xA8iCkElo5vGmysJRi22W9Q1 UjzSvxLjxSegoTWQrRWMxCXvB45+W8B+fk5T1/5b3iWOXsx3PyZBi76dr+6O6FyWAbOP TSMHrnXwa56ziiCu3ZbW0AcZPYG2ShlYhA/y148qZCJ/Kduo9ONfCD2y4X7DUofrjVsj TH+BPK8+1BShQbq489lrI56Juq0XPQwHAbit5btZhQye5zdPig0Zqk2mnZEvYFnBipGU sOEN8FXEJzp6jdnVngS4AveNiu9FDLx4qkSGFUYokzJpXk0Rci9jhUDAlSBrCeG/76nj Wvlw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :references:message-id:in-reply-to:subject:cc:to:date:from :dkim-signature; bh=yvTI+FriM7WXC4EZmLdDo0AyUYjU9iyHH7bG2/KBr30=; fh=h1zgEAFVbT0XPtpOs5mD+HEp7FDxcYOWjOScobPiAsI=; b=aO224ox++pFaB4Jc/Q/SJasyC1dIOGR3hNUG1GcT0Neb2F0Wgm+mFMy6wg7HAjK4I/ Y8QMppxhldEXb9/vU5CB56lyg2gHhK9yHN8BidWH9XzboJ9PL7IVG4KDieFrSECB3JyT 73htYCsvypvmyMnd/nyct8xaBET5hO44WEnpvxhQYWjdKtRbrP+yhi79WNbFfwMU0AHZ NyQ4JEP4kUVSfEPgRdMo0jWzRRG4aq/1fWy6zTz3DU4x0dX7D6xuyZWbIyZ42LN8HDtJ LeANpiL1YAkDV1Obd0p4bUEEKxZ69DaU7rmT8afZlquj5PlTN0Ip1vPJTDyJ5HET7pNs 7tgQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Uo4hb0y+; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-46272-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-46272-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Forwarded-Encrypted: i=1; AJvYcCXv2jxIP7rXB8wknuqKdRmoSnMl0fiTrUd+PcMsGQBKmqkeNjtY/a3FnjGe+LLIfIDVh5fpOXMWu5cX3KfbTCiYDEwksUXiumt7zBBNcQ== Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id gg13-20020a056214252d00b0068c3e04266asi9805189qvb.589.2024.01.31.05.55.55 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 31 Jan 2024 05:55:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-46272-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Uo4hb0y+; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-46272-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-46272-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id EB7E21C282D1 for ; Wed, 31 Jan 2024 10:55:44 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 70FAD6D1D4; Wed, 31 Jan 2024 10:55:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Uo4hb0y+" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.13]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9A336A03E; Wed, 31 Jan 2024 10:55:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.13 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706698515; cv=none; b=iMWMGKakaj9I4IpZIy8lwsWwmwO2QfdiVUQDFSidgScTRvga4MI2/127F8askKouNm/kUHD4/PS2cz2Bn457r6qViJHhDayOCAaCeHLkb8hn67fd0cxfVXXmISYZw25+BnjdcV8gpk8HNVqqxvbCjw3HY0nASa3A/cytIKPiqrY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706698515; c=relaxed/simple; bh=eubTaO2Xn3E5tDtt+RwQYETkethSKNEFLYxSws5vnIE=; h=From:Date:To:cc:Subject:In-Reply-To:Message-ID:References: MIME-Version:Content-Type; b=i+8XoTzffanln3Uhl2E5+rZy6Faov4U6lKLE1Nl11Z3IRqIs/OkT4/PEXsIvGb9hnbFoQlEaKq8GiEESfiw/Qy4qdLyYCTDJ/+D7OtHkXav5Lr8vYnq3fEoTiIHakae5EIkbTqZQuswnDUNecp5VAb470VM4kjCM+xoLWJzHh0g= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Uo4hb0y+; arc=none smtp.client-ip=198.175.65.13 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1706698514; x=1738234514; h=from:date:to:cc:subject:in-reply-to:message-id: references:mime-version; bh=eubTaO2Xn3E5tDtt+RwQYETkethSKNEFLYxSws5vnIE=; b=Uo4hb0y+sPjv/Y/sL98dG4HkiTCqL4Pjn4c2r+6F9Htnen2GCi4t+4Is 9RjlPI1fBoRx0HA8RFBPNLAr8pD+/M/UQY6KUBSdEkyV0GVh3ylNruRY4 d+WglQbH63q+TSM5esVFFSczrTglmXohSq67j9SKS2B/GxvbXJR8k0U2k HEaHbcL8KLsmCXttD+Ma7eL2vU5imgxFCu9nVJ0ThK1VqsMsFVvTbrp7/ Ax0qows7PvBtjq53yr09RXlMiCALZouQkDd9V4ourEj9mGevpwVklN6gf 2LkZ+SEKjIo0xo6NC5N3JkAZ+O2RDfomu/a8Zj1JYwLu9hxtJ4y6Lo0rh g==; X-IronPort-AV: E=McAfee;i="6600,9927,10969"; a="10666997" X-IronPort-AV: E=Sophos;i="6.05,231,1701158400"; d="scan'208";a="10666997" Received: from orviesa005.jf.intel.com ([10.64.159.145]) by orvoesa105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Jan 2024 02:55:13 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.05,231,1701158400"; d="scan'208";a="4009100" Received: from ijarvine-desk1.ger.corp.intel.com (HELO localhost) ([10.246.35.167]) by orviesa005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Jan 2024 02:55:03 -0800 From: =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= Date: Wed, 31 Jan 2024 12:54:58 +0200 (EET) To: Choong Yong Liang cc: Rajneesh Bhardwaj , David E Box , Hans de Goede , Mark Gross , Alexandre Torgue , Jose Abreu , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Maxime Coquelin , Richard Cochran , Russell King , Alexei Starovoitov , Daniel Borkmann , Jesper Dangaard Brouer , John Fastabend , Andrew Lunn , Heiner Kallweit , Philipp Zabel , Andrew Halaney , Simon Horman , Serge Semin , Netdev , LKML , linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, platform-driver-x86@vger.kernel.org, linux-hwmon@vger.kernel.org, bpf@vger.kernel.org, Voon Wei Feng , Michael Sit Wei Hong , Lai Peter Jun Ann , Abdul Rahim Faizal Subject: Re: [PATCH net-next v4 07/11] arch: x86: Add IPC mailbox accessor function and add SoC register access In-Reply-To: <20240129130253.1400707-8-yong.liang.choong@linux.intel.com> Message-ID: <1fccbf0d-5b96-447b-80f1-19af70628edc@linux.intel.com> References: <20240129130253.1400707-1-yong.liang.choong@linux.intel.com> <20240129130253.1400707-8-yong.liang.choong@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII On Mon, 29 Jan 2024, Choong Yong Liang wrote: > From: "David E. Box" > > - Exports intel_pmc_ipc() for host access to the PMC IPC mailbox > - Add support to use IPC command allows host to access SoC registers > through PMC firmware that are otherwise inaccessible to the host due to > security policies. > > Signed-off-by: David E. Box > Signed-off-by: Chao Qin > Signed-off-by: Choong Yong Liang > --- > MAINTAINERS | 2 + > arch/x86/Kconfig | 9 +++ > arch/x86/platform/intel/Makefile | 1 + > arch/x86/platform/intel/pmc_ipc.c | 75 +++++++++++++++++++ > .../linux/platform_data/x86/intel_pmc_ipc.h | 34 +++++++++ > 5 files changed, 121 insertions(+) > create mode 100644 arch/x86/platform/intel/pmc_ipc.c > create mode 100644 include/linux/platform_data/x86/intel_pmc_ipc.h > > diff --git a/MAINTAINERS b/MAINTAINERS > index 8709c7cd3656..441eb921edef 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -10973,8 +10973,10 @@ M: Rajneesh Bhardwaj > M: David E Box > L: platform-driver-x86@vger.kernel.org > S: Maintained > +F: arch/x86/platform/intel/pmc_ipc.c > F: Documentation/ABI/testing/sysfs-platform-intel-pmc > F: drivers/platform/x86/intel/pmc/ > +F: linux/platform_data/x86/intel_pmc_ipc.h > > INTEL PMIC GPIO DRIVERS > M: Andy Shevchenko > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig > index 5edec175b9bf..bceae28b9381 100644 > --- a/arch/x86/Kconfig > +++ b/arch/x86/Kconfig > @@ -666,6 +666,15 @@ config X86_AMD_PLATFORM_DEVICE > I2C and UART depend on COMMON_CLK to set clock. GPIO driver is > implemented under PINCTRL subsystem. > > +config INTEL_PMC_IPC > + tristate "Intel Core SoC Power Management Controller IPC mailbox" > + depends on ACPI > + help > + This option enables sideband register access support for Intel SoC > + power management controller IPC mailbox. > + > + If you don't require the option or are in doubt, say N. > + > config IOSF_MBI > tristate "Intel SoC IOSF Sideband support for SoC platforms" > depends on PCI > diff --git a/arch/x86/platform/intel/Makefile b/arch/x86/platform/intel/Makefile > index dbee3b00f9d0..470fc68de6ba 100644 > --- a/arch/x86/platform/intel/Makefile > +++ b/arch/x86/platform/intel/Makefile > @@ -1,2 +1,3 @@ > # SPDX-License-Identifier: GPL-2.0-only > obj-$(CONFIG_IOSF_MBI) += iosf_mbi.o > +obj-$(CONFIG_INTEL_PMC_IPC) += pmc_ipc.o > \ No newline at end of file New line missing. -- i.