Received: by 2002:a05:7412:bbc7:b0:fc:a2b0:25d7 with SMTP id kh7csp524841rdb; Thu, 1 Feb 2024 16:19:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IG+E57o+783MOWYn1GJ3OWvXu6DHXPd6O6yKsX0sb1JSH9cPX/I2hz6DT5QNIutK2YWN9uw X-Received: by 2002:a17:90a:cb8e:b0:296:1804:1d16 with SMTP id a14-20020a17090acb8e00b0029618041d16mr3084915pju.29.1706833152783; Thu, 01 Feb 2024 16:19:12 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706833152; cv=pass; d=google.com; s=arc-20160816; b=UN53EHSIfnuaFQApCXxZJ3T2PUG/HdaJCEHAU5uIPaDDjY5WIWDLEVI5+It267zclG u85NdjXk6hwAfwTrj+JINNva+58E5rx/Btux6LfGNVMtyFobiEKaqUM2ubaMXAjN0+k8 2962lPKBjb0LzDKVxdaPUd3k0mt3kXgHqhlodOPETUMNxaC+42kJMLa8GFFPgp67jKta IoWZvfndmNXyHtd4GvXlN9HBeM9hrHLT/uPTMwboQbJD4AW85nIUXnbdJEHp38OhD74U wgydu4liMVYKpYvSTZ7Pr8bjSY4yBmX7PkIC0/GpoQuBgAdHTfDUq1t3Urp1yHP6t03z 0bqw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=lVITd84y0UUJXGt9RpC/3m7BVtPSwRN3oieFyUCaw6w=; fh=9+zK0kNxsQqUlStkd6lIHBXn3OSqqzliYa4CZuf2MSQ=; b=cO4n9Xa8ROT836xKs0D58klwhv9iPxMJ298w8O6QBHo9lNoO+tK6X6V8AN3DCrw2qv VOmRqQa7YRG1s6WvgxN+fYjT3IdaW0/4L5vbYhJjzkfRREkThRXNU7pybKGD2yLb4FOu u8PveC7AbrvJs8yMxV2CJv0O3qQLDqwBm4Os9l0N40fk3vXEyqbwT1KzzSUGe2kAHDAO Rv6/fQFmORSkHMVyDqJJZS2OSnb2wuU3FJ9ykD1LnSDzR7mdD6RG4JkBelFMzcXLaniH ipOfDDHWOqNBqOymfT5KviztJNhDaiY0KkeO3rlcyMB0pAeIU7kL3XfRxDErUaVkC8aa z+iQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vd6W6CUy; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-49031-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-49031-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=1; AJvYcCXF0dR2h+22RC1MxOmTEpZXTT57oKD8Dg7IaLUd7Kfzum+g/fit/uOF/CiOoh/LZYegLjG9KSiu/HizqDt2oNamITGO4jqXaKkLdg3dLw== Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id 17-20020a170902ee5100b001d91b62d9d4si596961plo.582.2024.02.01.16.19.12 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Feb 2024 16:19:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-49031-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vd6W6CUy; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-49031-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-49031-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 0734DB247F6 for ; Fri, 2 Feb 2024 00:19:02 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E75FC137B; Fri, 2 Feb 2024 00:18:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="vd6W6CUy" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 476D33C15; Fri, 2 Feb 2024 00:18:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706833117; cv=none; b=g59O9hRFFI+7AWAdrOo/lg2GDCJ8xcPe/fiX6Q82qy7S5niGvgAtjrV799TBOm+LqK1XSl9a7IOGnAFmMN9CNB2NC4/8YyOKBRCnPTjvdfaUmW84Vhv2f/yYxCwykcLpCyDSy0F5DdRvZnzGB6VwAYTB0yKMQUt02w3fKML22Aw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706833117; c=relaxed/simple; bh=pVc0YyrdgWVHe+p97SOEFi+igo1KERmYptjMM1/rrAk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=SY8q/pz7wa9fUxTNVi9CRpBNr95G+b7WjlE/s6nPzi5i4vfOBdH6t1fOCH3upWdeR6FyexGhhkj5BRV53PxV2QBB8HoocVy1ypEuEpdHObuJOMuwmh+VPBkGodE+2CafhW/F85SGPA4KrPrz5cHovZwRQVwhLdsLLUoqLBR0wBk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=vd6W6CUy; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1706833116; x=1738369116; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=pVc0YyrdgWVHe+p97SOEFi+igo1KERmYptjMM1/rrAk=; b=vd6W6CUysKz8WIavmobrjiZKCdJoVjz/+Po6kTN0W4TY+KxF37nSyBXC eQzZSCB1yXlEw11ROokT0wBA6APdqFl6O+AR27QUE99gegZhV+ZkRvSnt 96pXadaeDWjaL/Fu/KVKC8oLtA12SqR4HoBj/7C+QOPPzprdUirmfehMh y1LmClyDrkcWXhzRg+ib/HZX9O8faShjnR2t3XSSIv2iYAmn1yldgyM0D wg7VNc2lHhQ/clNq9N1EqCL40bP4wo2/b6v/dhKdG/2RT5x4cBlg+D2YY yEXNejQLxtPWdfVqEEwU+zK5/dxFMCnyH7/oB2u99I485AQmbZMqGq+61 A==; X-CSE-ConnectionGUID: Tlyov34qQnmeSyEAEelR7w== X-CSE-MsgGUID: 9NZP3zeVR3+AZmQbxzStLg== X-IronPort-AV: E=Sophos;i="6.05,236,1701154800"; d="scan'208";a="15650219" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 01 Feb 2024 17:18:34 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 1 Feb 2024 17:18:03 -0700 Received: from che-lt-i70843lx.amer.actel.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 1 Feb 2024 17:17:55 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , CC: , , "Dharma Balasubiramani" , Conor Dooley Subject: [linux][PATCH v6 2/3] dt-bindings: atmel,hlcdc: convert pwm bindings to json-schema Date: Fri, 2 Feb 2024 05:47:32 +0530 Message-ID: <20240202001733.91455-3-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240202001733.91455-1-dharma.b@microchip.com> References: <20240202001733.91455-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Convert device tree bindings for Atmel's HLCDC PWM controller to YAML format. Signed-off-by: Dharma Balasubiramani Reviewed-by: Conor Dooley --- Changelog v5 -> v6 - Drop the example as we have one complete example in mfd binding. v4 -> v5 v3 -> v4 - No changes Note: The clean up patch will be sent later as Sam suggested. v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Delete the description for pwm-cells. - Drop the label for pwm node as it not used. v1 -> v2 - Remove the explicit copyrights. - Modify title (not include words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Drop parent node and it's other sub-device node which are not related here. --- .../bindings/pwm/atmel,hlcdc-pwm.yaml | 35 +++++++++++++++++++ .../bindings/pwm/atmel-hlcdc-pwm.txt | 29 --------------- 2 files changed, 35 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml delete mode 100644 Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt diff --git a/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml new file mode 100644 index 000000000000..0e92868a2b68 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml @@ -0,0 +1,35 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/atmel,hlcdc-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's HLCDC's PWM controller + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCDC integrates a Pulse Width Modulation (PWM) Controller. This block + generates the LCD contrast control signal (LCD_PWM) that controls the + display's contrast by software. LCDC_PWM is an 8-bit PWM signal that can be + converted to an analog voltage with a simple passive filter. LCD display + panels have different backlight specifications in terms of minimum/maximum + values for PWM frequency. If the LCDC PWM frequency range does not match the + LCD display panel, it is possible to use the standalone PWM Controller to + drive the backlight. + +properties: + compatible: + const: atmel,hlcdc-pwm + + "#pwm-cells": + const: 3 + +required: + - compatible + - "#pwm-cells" + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt b/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt deleted file mode 100644 index afa501bf7f94..000000000000 --- a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt +++ /dev/null @@ -1,29 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High-end LCD Controller) PWM driver - -The Atmel HLCDC PWM is subdevice of the HLCDC MFD device. -See ../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be one of the following: - "atmel,hlcdc-pwm" - - pinctr-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the pinctrl states described by pinctrl - default. - - #pwm-cells: should be set to 3. This PWM chip use the default 3 cells - bindings defined in pwm.yaml in this directory. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - }; -- 2.25.1