Received: by 2002:a05:7412:bbc7:b0:fc:a2b0:25d7 with SMTP id kh7csp1778834rdb; Sun, 4 Feb 2024 00:37:22 -0800 (PST) X-Google-Smtp-Source: AGHT+IGtE5hb8aC4p1UgIMclCE1NQ6ZunqCDiEcC78rS4+VHt+OGArstWexCl7SIxhs+EV4AI9lw X-Received: by 2002:a17:90a:34ca:b0:296:58bd:1eea with SMTP id m10-20020a17090a34ca00b0029658bd1eeamr3502873pjf.15.1707035841822; Sun, 04 Feb 2024 00:37:21 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707035841; cv=pass; d=google.com; s=arc-20160816; b=t/RpnEPOI9RI5Fuf83VRlaQeZmr3gwJKDkBwcWTqCr4/0SzEXp02RDM5iw+rZTKI1f weVMzr4YueZj1u2YcXiLkslF2zkNui6Phdde4A+zde8rX/S7adc2AP2LRWTfqltgxiVU 4cL6cBFk0dlNra2TioyEEVvQoJkkC0W/o9rIycUsuY5ysgac+thd3CzfzLYGYODQScWC Vl6z1dA1eOo11HdVHziKFkEhYnqt4IWEQoLMFk6E94mwzZlAOUKLmimrU9+xVc9GnT6I 80RoW6F0w9Z0VqHdVrBwJdVxrcZh05XSrcAuQ83ON70Jm1ijQTOioN5MWyANSvlxu/fJ txKw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=user-agent:in-reply-to:content-disposition:mime-version :list-unsubscribe:list-subscribe:list-id:precedence:references :message-id:subject:cc:to:from:date:dkim-signature; bh=IKLlXYK12BMH82haWLwwCzScHO3hjg1eIsEmthUz3eY=; fh=4qcFslakSrr/i8f8E/77BRIcWV0NAXnRiTESOgpBoUk=; b=lEOt3rVVm4rSxPUcu+CYAqdaKj2+J+aeoHf1yCk82YYpW84oY95oQRUa0Zv/tqCRGC rTH9g17DXXZ8VlN2Xa2jP+/dxlRoTxu2XFbSiIUNdsDW9owDnn4steKxrWrMzpyORF52 IaQGfRW+STtOUPp+nZHHkZn9pFcyRZWwEGe2XW+zY+w8cwr0njuu6olCEKacDpxeD5VY aoRBSk3Q9itb4eEteKmiDB5lo+uiDpUa+nu0mPJX0yzhC9A06IVTpHPyn4r3lllQdi7I lCe2UozkeuovQs6LcX8zA/DV0H2EMN5PHNEmJgmwBmzbCbsL98446tb6mlhv3P5M08nD yBeg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=iUQldqP5; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-51412-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-51412-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Forwarded-Encrypted: i=1; AJvYcCWbxIgzUy9YwQNr8bEwEtoc56cJsMx6fP38t5M4OWNhoBFQhqw/dFKs9215Zt7by+cYJ4t33Xgu7mliQA6kExf6pjKM0JBa3R5R1Z5IbA== Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id h18-20020a170902f55200b001d8d052e9a1si4516910plf.586.2024.02.04.00.37.21 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Feb 2024 00:37:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-51412-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=iUQldqP5; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-51412-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-51412-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 9DB47285A20 for ; Sun, 4 Feb 2024 03:48:32 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 588FF1C17; Sun, 4 Feb 2024 03:48:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="iUQldqP5" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC7B615CC; Sun, 4 Feb 2024 03:48:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.15 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707018504; cv=none; b=Z0kQHRsPROUhDG8TGO+TtU/iynEW6vMz8nt4zMElmecT3D0i67uynO2DUJY0ev8rYIaXCT8FgcU/8rM72G3cU0HCj9oAnsCTvkJyo1cir/1FQjO/LdfbZq77hGfJHmiKnZqfoXbPWmxgAoJc/Kx99TXQ2bwKbpNWli5xg2W5zs8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707018504; c=relaxed/simple; bh=aWUUDbYgtXEX3hNwoMIeTjKsd7fMGS91gppBgCBu6d0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=RD18LDFDkGQH9n9CdJzEw452CMRPJrAm2i/JPo/tF49zt+7/Cr6fCSVENa+vjPGzkmzIMHjpbAWfU+ahPk18zVRdPaB/ST1M++oS2TbLF8DtTNC8lHqutft/sZyNHDZMyFOMMDi06jUjsdyuaXwh7TMu9KPQ8V9Jb3ZT6drr5WA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=iUQldqP5; arc=none smtp.client-ip=198.175.65.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1707018503; x=1738554503; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=aWUUDbYgtXEX3hNwoMIeTjKsd7fMGS91gppBgCBu6d0=; b=iUQldqP5IDIE3/UMj18dV+QZ1O7O8GFcsre35N04NCs9CIDO8nyfbult hQ8gFJZzJpnee9MkXHQfhuwBF9ti9mgMioeMwCwVjWbGkSphunO1B/9hB 7FjAKBiWkVMJJS4co2uphp/kM/mn4htXmYzODncz1IS+S5AP649M1Ujrq PYA3nJ44klfopohrITv5NuLwiTiJ9GYJTPm8OsY0zIISgowLIUloJpqOP hq3jFoEXn55YfnHgXUgENnfFbYOy2ezFuM169KBOo7c4t8ulPvbZIEvKF 5RWl7ctbYX9AfOTpQF7U7gxFbspFXx8aELEDTsT3r2pPsyCxrdJ5/VMiF w==; X-IronPort-AV: E=McAfee;i="6600,9927,10973"; a="4253219" X-IronPort-AV: E=Sophos;i="6.05,242,1701158400"; d="scan'208";a="4253219" Received: from orviesa005.jf.intel.com ([10.64.159.145]) by orvoesa107.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Feb 2024 19:48:22 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.05,242,1701158400"; d="scan'208";a="5014054" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by orviesa005.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Feb 2024 19:48:22 -0800 Date: Sat, 3 Feb 2024 19:49:41 -0800 From: Ricardo Neri To: Borislav Petkov Cc: "Rafael J. Wysocki" , Len Brown , Srinivas Pandruvada , Stanislaw Gruszka , Zhao Liu , Zhuocheng Ding , x86@kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, Zhao Liu Subject: Re: [PATCH 7/9] x86/cpufeatures: Add feature bit for HRESET Message-ID: <20240204034941.GB26316@ranerica-svr.sc.intel.com> References: <20240203040515.23947-1-ricardo.neri-calderon@linux.intel.com> <20240203040515.23947-8-ricardo.neri-calderon@linux.intel.com> <20240203093622.GAZb4JFuKt9U6PRfBd@fat_crate.local> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240203093622.GAZb4JFuKt9U6PRfBd@fat_crate.local> User-Agent: Mutt/1.9.4 (2018-02-28) On Sat, Feb 03, 2024 at 10:36:22AM +0100, Borislav Petkov wrote: > On Fri, Feb 02, 2024 at 08:05:13PM -0800, Ricardo Neri wrote: > > diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h > > index 8104f4791abd..3b42479c049d 100644 > > --- a/arch/x86/include/asm/cpufeatures.h > > +++ b/arch/x86/include/asm/cpufeatures.h > > @@ -326,6 +326,7 @@ > > #define X86_FEATURE_FSRC (12*32+12) /* "" Fast short REP {CMPSB,SCASB} */ > > #define X86_FEATURE_LKGS (12*32+18) /* "" Load "kernel" (userspace) GS */ > > #define X86_FEATURE_AMX_FP16 (12*32+21) /* "" AMX fp16 Support */ > > +#define X86_FEATURE_HRESET (12*32+22) /* Hardware history reset instruction */ > > #define X86_FEATURE_HRESET (12*32+22) /* "" Hardware history reset instruction */ > > unless this really needs to be visible in /proc/cpuinfo: > > Documentation/arch/x86/cpuinfo.rst Good point. There is no need to expose HRESET in /proc/cpuinfo. I will implement this change.