Received: by 2002:a05:7412:2a8a:b0:fc:a2b0:25d7 with SMTP id u10csp211670rdh; Wed, 7 Feb 2024 02:28:55 -0800 (PST) X-Google-Smtp-Source: AGHT+IHF5oNyrJQKqKkoW6YctXVAct+MpzPl3uHkFRGMhdUgh0j8shofuPPhTeLpHQ62EZP8RXhh X-Received: by 2002:ad4:5d49:0:b0:68c:8208:cf71 with SMTP id jk9-20020ad45d49000000b0068c8208cf71mr6366449qvb.31.1707301735167; Wed, 07 Feb 2024 02:28:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707301735; cv=pass; d=google.com; s=arc-20160816; b=aVyY6f4Oqyw3bMCPnHDsusdBpaoPQ4UVel1PGhS0ow4Hm++fNx56vTVuI8vBJ1qqnO aaFtoeEe/GGvyt5Fkzjf/4tynnEU3iK0bKffpKGwGZUjY/PaJPbBF3TRqWiOblctdPMP GiqqGii/7/IjXVrykEceKL0m+BKEKPVHZ3SkUvZgBp5aq7xJ2N/xjiMbCNOIvsy34KdL QplxIs1dTcdZKo4Z7Q2xFelB3RpSNK48nCE0WbH/HmjGTehK19xxA9cocLVtXy2QOHqq wQWtbVuWMZa65xMktGXldb8oMWaKoukBU1ODQq9g3tJ+U0icOKp4OYI8omFHX3VTxd6c stXQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=X5TbEG7jS0LH0jHbUG4bNIDg16PHpkDqPMlwefTE92o=; fh=H/5pX5KLW4f3sAfgUZx5gswlU0XWz6Bi8U47IsIFo1k=; b=pUqBQru3H5D5vCbhFqmentWEYcKoGyGwTbCAoTsPFIxNkzMfbkoTm6jvWgYzLGGKNM ARz+G5/EF3vyvzQK3jrsnxue0dBmZY+fXjWj1RCES5rLnBlRcLdAQ7yeatnINyi/qwJh Am9nuP1ATPN7cTjwPj0AHrf+uY8Z/IIP580Pv+B2Hxy8PqBMsNof4TXLK/jr2kQFUlLn wz9YcxwKUgJqwsKt2rBkKTZBQOb67PXOfNUkl/QblOlvVJferLuK88UfIlKkwW7E0zIu NIWCt1i3Z+RaY4MWW00cGuWASiHfpDgmweVAUyVHfH2U7wo/q2uTq/l/5nDBNZIiWKqQ 3WMg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=oQhD+jfg; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-56316-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-56316-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=2; AJvYcCWgnIqpPYwCCNDL5ulXYWd0/wgxh2KTN/IhJYMyaFZfFhqsqIAmj+ZpurnmD47bQl4a8KZqBscw/zmFo0fldNCi/ZTrg0hkZ3FeOHdz8Q== Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id cw9-20020ad44dc9000000b0068cb1144b78si816102qvb.74.2024.02.07.02.28.55 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Feb 2024 02:28:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-56316-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=oQhD+jfg; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-56316-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-56316-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id E5E501C24F3E for ; Wed, 7 Feb 2024 10:28:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AABC725630; Wed, 7 Feb 2024 10:28:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="oQhD+jfg" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 200DB25605 for ; Wed, 7 Feb 2024 10:28:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707301724; cv=none; b=S6UIFlOiqqOPWe0ETu3OR+ri7j3aJdWxzUHpbj4Wh7XeA3K7CIsbPao/DckVw7TMdb3hBguBx+paONoNViOUM0fTGzq31VTjpln/+xw3EJXv0laEwzc/yMGJkbr2ZvU/QNahceGoPMJmJNGHVMBQdKsBIO+C+hGj6B8B2Yeq0wI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707301724; c=relaxed/simple; bh=GOMKUhohovEESOBI01fYSkJRAFOSlM/SYSPjI3Xc1RU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bt2waxfU6xl+7YhGYNFI1HX+4KEJ4tHlJitOtLRFxQkkGCuJtaVTgbNLd6OKErmfURyPAor2GRZacaFRiaHpj0IXd3fP17H64u9K0G+TQQTNG/mTq41C3crXgv7sIFUkp3Wb7s7fBNJdIYANiOZ9tDTip4aiLran11eWjZW8eOg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=oQhD+jfg; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707301723; x=1738837723; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=GOMKUhohovEESOBI01fYSkJRAFOSlM/SYSPjI3Xc1RU=; b=oQhD+jfgJjTKpL65i1dD4qq7ntUeOitCAYb6MoJC83az5HiTSmZQyGTf 8dSba5EX8WdaZqet7LsGhWprZVcOF7aigdZfXCa3dIg22jTv17CeoPCf4 HkuhkA11dyib7p5BB+4cZCwR8u86h/rEVZeYqwkKdKMCCjs3kX89ch+kW fFxFuPCPRzmrhfPRPEcmbYf1hyQq135i/RCsKVTe3D/r/Wm2CGUrKMcs4 ikvI/KE6rGn29ZMU0DjMznd+CpBeGEa7tzEDP9KwXXYJT44WT6jvhnEXp ciV4zfzxB0K4/NIpy1bpTjYIp4VHHJQ4gcMyuhK+aky32AASyBZsD3mU5 g==; X-CSE-ConnectionGUID: JxZ+DPsRTh6mZRhRbF3CqA== X-CSE-MsgGUID: 19oCjIaDRAe9EnhbpB/i8g== X-IronPort-AV: E=Sophos;i="6.05,250,1701154800"; d="scan'208";a="246623770" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 07 Feb 2024 03:28:41 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 7 Feb 2024 03:28:28 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 7 Feb 2024 03:28:16 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: Rob Herring Subject: [PATCH v3 1/4] dt-bindings: display: bridge: add sam9x75-lvds compatible Date: Wed, 7 Feb 2024 15:57:59 +0530 Message-ID: <20240207102802.200220-2-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240207102802.200220-1-dharma.b@microchip.com> References: <20240207102802.200220-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Add the 'sam9x75-lvds' compatible binding, which describes the Low Voltage Differential Signaling (LVDS) Controller found on some Microchip's sam9x7 series System-on-Chip (SoC) devices. This binding will be used to define the properties and configuration for the LVDS Controller in DT. Signed-off-by: Dharma Balasubiramani Reviewed-by: Rob Herring --- Changelog v2 -> v3 - No changes. v1 -> v2 - Remove '|' in description, as there is no formatting to preserve. - Remove 'gclk' from clock-names as there is only one clock(pclk). - Remove the unused headers and include only used ones. - Change the compatible name specific to SoC (sam9x75) instead of entire series. - Change file name to match the compatible name. --- .../bridge/microchip,sam9x75-lvds.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml diff --git a/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml new file mode 100644 index 000000000000..862ef441ac9f --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/bridge/microchip,sam9x75-lvds.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip SAM9X75 LVDS Controller + +maintainers: + - Dharma Balasubiramani + +description: + The Low Voltage Differential Signaling Controller (LVDSC) manages data + format conversion from the LCD Controller internal DPI bus to OpenLDI + LVDS output signals. LVDSC functions include bit mapping, balanced mode + management, and serializer. + +properties: + compatible: + const: microchip,sam9x75-lvds + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Peripheral Bus Clock + + clock-names: + items: + - const: pclk + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + lvds-controller@f8060000 { + compatible = "microchip,sam9x75-lvds"; + reg = <0xf8060000 0x100>; + interrupts = <56 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 56>; + clock-names = "pclk"; + }; -- 2.25.1