Received-SPF: pass (google.com: domain of linux-kernel+bounces-65725-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
Date: Wed, 14 Feb 2024 17:54:26 +0000
From: Conor Dooley <conor@kernel.org>
To: Mihai Sain <mihai.sain@microchip.com>
Cc: claudiu.beznea@tuxon.dev, robh+dt@kernel.org,
	krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
	nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com,
	andre.przywara@arm.com, devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	cristian.birsan@microchip.com
Subject: Re: [PATCH v2 2/3] ARM: dts: microchip: sama7g5: Add flexcom 10 node
Message-ID: <20240214-robe-pregnancy-a1b056c9fe14@spud>
References: <20240214080348.7540-1-mihai.sain@microchip.com>
 <20240214080348.7540-3-mihai.sain@microchip.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="i7w97PXK10Ag2OJm"
Content-Disposition: inline
In-Reply-To: <20240214080348.7540-3-mihai.sain@microchip.com>


--i7w97PXK10Ag2OJm
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, Feb 14, 2024 at 10:03:47AM +0200, Mihai Sain wrote:
> Add flexcom 10 node for usage on the SAMA7G54 Curiosity board.
>=20
> Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
> ---
>  arch/arm/boot/dts/microchip/sama7g5.dtsi | 26 ++++++++++++++++++++++++
>  1 file changed, 26 insertions(+)
>=20
> diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts=
/microchip/sama7g5.dtsi
> index 269e0a3ca269..c90e404e8ed9 100644
> --- a/arch/arm/boot/dts/microchip/sama7g5.dtsi
> +++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi
> @@ -958,6 +958,32 @@ i2c9: i2c@600 {
>  			};
>  		};
> =20
> +		flx10: flexcom@e2820000 {
> +			compatible =3D "atmel,sama5d2-flexcom";
> +			reg =3D <0xe2820000 0x200>;

This is a sama7g5, how come this flexcom is using a sama5d2 compatible?

Cheers,
Conor.

> +			clocks =3D <&pmc PMC_TYPE_PERIPHERAL 48>;
> +			#address-cells =3D <1>;
> +			#size-cells =3D <1>;
> +			ranges =3D <0x0 0xe2820000 0x800>;
> +			status =3D "disabled";
> +
> +			i2c10: i2c@600 {
> +				compatible =3D "microchip,sama7g5-i2c", "microchip,sam9x60-i2c";
> +				reg =3D <0x600 0x200>;
> +				interrupts =3D <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
> +				#address-cells =3D <1>;
> +				#size-cells =3D <0>;
> +				clocks =3D <&pmc PMC_TYPE_PERIPHERAL 48>;
> +				atmel,fifo-size =3D <32>;
> +				dmas =3D <&dma0 AT91_XDMAC_DT_PERID(25)>,
> +					<&dma0 AT91_XDMAC_DT_PERID(26)>;
> +				dma-names =3D "rx", "tx";
> +				atmel,use-dma-rx;
> +				atmel,use-dma-tx;
> +				status =3D "disabled";
> +			};
> +		};
> +
>  		flx11: flexcom@e2824000 {
>  			compatible =3D "atmel,sama5d2-flexcom";
>  			reg =3D <0xe2824000 0x200>;
> --=20
> 2.43.0
>=20

--i7w97PXK10Ag2OJm
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZcz+UgAKCRB4tDGHoIJi
0uiBAP9sCfWXzDmB20GQqPgUx21MD2Wufjy5otnUOVcS3lrfHwEAnup1ChedOWaD
nqbRyjVqCuvpc2j/lqTpMnNgspprFwg=
=Rbar
-----END PGP SIGNATURE-----

--i7w97PXK10Ag2OJm--