Received: by 2002:a05:7412:1e0b:b0:fc:a2b0:25d7 with SMTP id kr11csp356600rdb; Thu, 15 Feb 2024 02:11:50 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUkTN6LdxKzWlLzad1w3UELM43+lAxxK0N2hDejadInE6qbFQQvtU+/nHNH6ANJsepUWQjlfOZB6netz05jaDxiSbLa2YV/4lAR01FyxQ== X-Google-Smtp-Source: AGHT+IFqlYkn/o8dh52KfcYL3qew+gSolNdOGatOiuTp6AhpzHPM0jeOJMyaG7cuYY31CZlL5qXv X-Received: by 2002:a05:6808:2204:b0:3c1:3638:e9f8 with SMTP id bd4-20020a056808220400b003c13638e9f8mr1470737oib.20.1707991910376; Thu, 15 Feb 2024 02:11:50 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707991910; cv=pass; d=google.com; s=arc-20160816; b=svxKzF1eQrVzIY3xqwgmlzrbJ97ayr5SaG1UB21AZr5HGkJjKzhky+NKE21jVZNc41 qVwc+O+xAApXUs7IIlHzkbQu6uvu7OXw70oDNWfmrVj2tzIPrF+SG3fuyHlW7prc6kMB fyYu03uTVw1IrPP4b4qC/drr/Bt1DZ6XiJrh7lJXm/K6VWm2WJCSN4UvJBGi9TAT4ATi zb1LfVEv3w1oVIZD/g7E+enPbBTTdcGCG2QHwvkDhCfGDgvMGlIKjWAGT+7NRdgk/N/F xAlX+znVhnD35PtvgY4EcUw9KRcWBDh/m5DRzHkKo6GDj/UPolW6xCJOvyho07lMCgsV A4CA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :message-id:date:subject:cc:to:from:dkim-signature; bh=XOJkWQuYj8nCONUrUw96w7cCOMuC7FXFo4cEfRB5HGg=; fh=Wq0/RrkVdfhvfiZbv7wnNC8K9kwvrgONKlU0Yf3EnM0=; b=u5aB61uoz0ZQf+J+biUR/vqia5kmzs06xlEzZEt7032aUL+ghKkHcZ64ryFRAX9mYE zc6SqO+ukwtMScZk/uLKG9qAQKUuFHbsqFD0ZAEfqsoQwhDc5xEk7dLo8I4uVy2BBNw9 dueLlkjG82Fyikw/BR7E22eLxqOBHBQWnuxejoe6MqtNpHKH/rRb1CezCvnDsDueF6Nx pvX6ahfPc71x8GzYZW3vQPMeBmPwKSDu2L7lDNbCKrRRHshoGnDBpEq5UqD1lAP7q9zF 3arl2OxLLkN/J3sZH8DPawKjFO95mLV/2y9xVAbRX67BBbud+t05h6WEnf7pyjvJ1glQ dBYg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=oMbC1yy+; arc=pass (i=1 spf=pass spfdomain=mediatek.com dkim=pass dkdomain=mediatek.com dmarc=pass fromdomain=mediatek.com); spf=pass (google.com: domain of linux-kernel+bounces-66596-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-66596-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id t6-20020ac865c6000000b0042c68a7c8fdsi959026qto.41.2024.02.15.02.11.50 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Feb 2024 02:11:50 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-66596-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=oMbC1yy+; arc=pass (i=1 spf=pass spfdomain=mediatek.com dkim=pass dkdomain=mediatek.com dmarc=pass fromdomain=mediatek.com); spf=pass (google.com: domain of linux-kernel+bounces-66596-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-66596-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 22AE41C21F75 for ; Thu, 15 Feb 2024 10:11:50 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id DA7F869D22; Thu, 15 Feb 2024 10:11:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="oMbC1yy+" Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A87F469D0A for ; Thu, 15 Feb 2024 10:11:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707991888; cv=none; b=Mp1iwC7kZ+u4gr4I/b7/uVqkF1aEduXg3XQpZJPEWd81uNijNEELD3zY44QvVYc5OOlkPxzBNB7RmAERBBGIAGn73KtqLuuYSEpM+bfOoabq6VXwT8y7205IfPvCRQfY5eXcdU1JUOErA5xSIgAIZvOQo6X4pqvGP85zItJ9ZKw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707991888; c=relaxed/simple; bh=NhFPS1m85CKoyLdaTCdWnl7gsjOetzEaQ+SLACmYOIY=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=LXC5duG86PtpvjnbbESEuToLuvjBjrK3inLzAxOYxkP496ihHWZfxlaKRwm4RrVqiJoeFUGVRLRI//2YT11kA+RRkLUkKfbtpnac5Fo+7kuEiXTn0SKGkouQyQzdwG1CrOxjvNcOZeGHGWE82pap3tUx4MZ0bHZVjGieWYCapLs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=oMbC1yy+; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com X-UUID: 91e8cbc2cbea11ee9e680517dc993faa-20240215 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=XOJkWQuYj8nCONUrUw96w7cCOMuC7FXFo4cEfRB5HGg=; b=oMbC1yy+BJvyJ2JVBRW60MimjBV9AI17enxm+I8CJruSociS50XHneIfR2IUNm+7+cUZ1uvG7F8eJkRwmchjkmecvq9tGM/d68Epqd0gORkQ/xZnYrC/4m09WXABpUQh6RL/cgU7V2ANi1sPbDl0k+pSFIJtEqGqFMJED/B+okQ=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.37,REQID:dfc447f9-b73a-44a7-bb09-241cf3ac133c,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:6f543d0,CLOUDID:4d636b80-4f93-4875-95e7-8c66ea833d57,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1, SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: 91e8cbc2cbea11ee9e680517dc993faa-20240215 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 21792639; Thu, 15 Feb 2024 18:11:22 +0800 Received: from mtkmbs13n2.mediatek.inc (172.21.101.108) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Thu, 15 Feb 2024 18:11:21 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Thu, 15 Feb 2024 18:11:21 +0800 From: Hsiao Chien Sung To: AngeloGioacchino Del Regno , Chun-Kuang Hu CC: Philipp Zabel , David Airlie , Daniel Vetter , Matthias Brugger , Bibby Hsieh , CK Hu , Sean Paul , Fei Shao , Jason Chen , "Nancy . Lin" , , , , , Hsiao Chien Sung Subject: [PATCH v5 00/13] Support IGT in display driver Date: Thu, 15 Feb 2024 18:11:06 +0800 Message-ID: <20240215101119.12629-1-shawn.sung@mediatek.com> X-Mailer: git-send-email 2.18.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain X-MTK: N From: Hsiao Chien Sung This series is based on 20240207021510.24035-2-shawn.sung@mediatek.com. This series adds support for running IGT (Intel GPU Tool) tests with MediaTek display driver. The following changes will be applied: 1. Add a new API for creating GCE thread loop to retrieve CRCs from the hardware component 2. Support hardware CRC calculation in both VDOSYS0 and VDOSYS1 3. Support alpha blending in both VDOSYS0 and VDOSYS1 Changes in v5: - Add more descriptions to the codes - Add DRM mode configs to the driver data - Squash and rearrange the commits Changes in v4: - Separate the patch into smaller ones - Change the title of some patches - Revert the changes that are not related to the series Changes in v3: - Modify the dt-binding document of Mediatek OVL - Set DRM mode configs accroding to the hardware capabilities - Replace cmdq_pkt_jump_absolute() with cmdq_pkt_jump() Changes in v2: - Simplify CMDQ by adding commands that are currently used only - Integrate CRC related codes into new APIs for Mixer and OVL to reuse - Add CPU version CRC retrieval when CMDQ is disabled Hsiao Chien Sung (13): soc: mediatek: Disable 9-bit alpha in ETHDR drm/mediatek: Add OVL compatible name for MT8195 drm/mediatek: Add missing plane settings when async update drm/mediatek: Fix errors when reporting rotation capability drm/mediatek: Set DRM mode configs accordingly drm/mediatek: Turn off the layers with zero width or height drm/mediatek: Support alpha blending in display driver drm/mediatek: Support alpha blending in OVL drm/mediatek: Support alpha blending in Mixer drm/mediatek: Support CRC in display driver drm/mediatek: Support CRC in OVL drm/mediatek: Support CRC in OVL adaptor drm/mediatek: Add comments for the structures drivers/gpu/drm/mediatek/mtk_disp_drv.h | 7 + drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 320 ++++++++++++++++-- .../gpu/drm/mediatek/mtk_disp_ovl_adaptor.c | 32 +- drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 261 +++++++++++++- drivers/gpu/drm/mediatek/mtk_drm_crtc.h | 39 +++ drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 7 + drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 35 ++ drivers/gpu/drm/mediatek/mtk_drm_drv.c | 27 ++ drivers/gpu/drm/mediatek/mtk_drm_drv.h | 20 ++ drivers/gpu/drm/mediatek/mtk_drm_plane.c | 15 +- drivers/gpu/drm/mediatek/mtk_ethdr.c | 106 +++++- drivers/gpu/drm/mediatek/mtk_ethdr.h | 5 + drivers/soc/mediatek/mtk-mmsys.c | 1 + 13 files changed, 828 insertions(+), 47 deletions(-) -- 2.18.0