Received-SPF: pass (google.com: domain of linux-kernel+bounces-66935-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
Message-ID: <8032b018-c870-403a-9dd9-63440de1da07@siemens.com>
Date: Thu, 15 Feb 2024 13:55:56 +0100
User-Agent: Mozilla Thunderbird
From: Jan Kiszka <jan.kiszka@siemens.com>
Subject: [PATCH v2] dt-bindings: PCI: ti,am65: Fix remaining binding warnings
Content-Language: en-US
To: Conor Dooley <conor+dt@kernel.org>,
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
 devicetree <devicetree@vger.kernel.org>,
 Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
 Kishon Vijay Abraham I <kishon@ti.com>,
 Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Rob Herring
 <robh@kernel.org>, Nishanth Menon <nm@ti.com>, "Andrew F. Davis"
 <afd@ti.com>, Bjorn Helgaas <bhelgaas@google.com>,
 "Lopes Ivo, Diogo Miguel (T CED IFD-PT)" <diogo.ivo@siemens.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?MzBXeU9oTVFZSkZDblJQcEJKRit0K2dLRkI5MS9CRXBYUEhqNXNYekkxQVdC?=
 =?utf-8?B?UFhNTzNjVzQ3WEtDeWVyUjBxMGJmcDFETTYrc09TdmN1NmFNMXNBd3pFdW44?=
 =?utf-8?B?YjYxK2tDbEU5NEZoNVpuV29hZGRteWh3bmc1MEJRV1hrK21ZU3lzcjk2S0hD?=
 =?utf-8?B?blZibW9QUmxnUjdiUHh4TWptdkdGck5VOTdpVithdjdJeFN4MGJnL1JpN2lj?=
 =?utf-8?B?UjZZOXhiVFZRblUwRmFnWUtQdVBEVVE3MHlQL0kzMmNJVWQyMS9yQjBya2Zm?=
 =?utf-8?B?UVpCMjI0M3BOQlR5NHg3cWxyaFFxYzlsWm5kL20xd3d2bUxlN0RsdmhMVzZw?=
 =?utf-8?B?Wi9SQ2JldzRDVXp5VEZJUlpWOXV6eXQ4NFJjMnJndDQ0NmYwUk93b3NpVDVE?=
 =?utf-8?B?UWtWUkJid3JuK09RTWVjd3R4dUlYcCs5U3JzQ0JpNXdOcHhoSzZjc2xZR0FP?=
 =?utf-8?B?QW5WbEtvcDhDanM5blBUeXdOOW5HbmdCeGQzZHJqamJVbTRiU2FEMkJCL0oz?=
 =?utf-8?B?M2YzVzF3V2s1bUkrT0VYVDZaTWZ2WTlzUStMUDc1WXNxaUVwYmZFaHpqNXJZ?=
 =?utf-8?B?NTlmUVpGc2pqQWg4d1Q3b0tJdkNOTWxIRXBheHYvem9GYjhIRkJKc29kdkNW?=
 =?utf-8?B?d3c4SWVVNEdleVc0anVPUVorK3g2WnZ5YkRmeG56UXdLTTFNSnhqanhydUth?=
 =?utf-8?B?SGdHY0VUVWgybmJpbzJQVFJ3VnpiZmRISDd0WUJoRVZNR1lWdEcvcXUzQzNF?=
 =?utf-8?B?bmNHUXBVQklYdEV4UldmWjV4VjBPWUw3V2FDRVd3ZnV5WGw5UnFhTGh3S2FP?=
 =?utf-8?B?b3lwYVdrYTQ4VGF3Ymg0bHZKY0VzVFFySnArcUZ4ZTBPTDA3eU85TVY0KzNp?=
 =?utf-8?B?V20yZjV0Tml2V0ZLU2s5cVNZbll3c1RsWk9aREpwd0IyNG1VZ3VlNTkwS2FV?=
 =?utf-8?B?My9jVzVKRTJmaFFBcUtUQUNMaWc4cGNUVFYxOTMydjBkWWpUZWc3VXBnZ3A3?=
 =?utf-8?B?bWhXcWxEckN2eEVwYjMwS0xGbjlzMk1EajBFUk1wVzdYbVRQeTVVK1kwNGZo?=
 =?utf-8?B?V2pHOCthZ0cxUFY1eXJ0VnpuVGVPZXJRWnR1MWZONzVrZ3Rpczczc08zL3B4?=
 =?utf-8?B?U3RYbUEwczhodVNzRUgydTZveGhZN2RZWmI0TkVuQjVJckNTcWg3QW56RkhF?=
 =?utf-8?B?RDNrUnpiMVlMYzVaNUM2RnZMVjRua3VCSlZzS2QwVDkxcVpURGtycHlyeVFa?=
 =?utf-8?B?QzA1YmRBRzBDc2JqTHU5eWRIZnVlKzBhZEM5bDJFOFZIYVhYVldSY3lJQzRo?=
 =?utf-8?B?WUNYNFpNcGNMaGVJRUNMVnVqdmdpMG9oT2ZiUCtxREdPUWhFckNsNEV4YmhN?=
 =?utf-8?B?NW9VWXI2YkxMcndFSWpON0tyQUsxZVJxa2xlMXY1MVdZUlRjaUJkeTdUb1Fz?=
 =?utf-8?B?M2xCdmM0ODM0NGFzNnR2clgvbytxbUhRbHFDTk5TRjNRZ0h0cnl0b0p6RmRp?=
 =?utf-8?B?MGZyRStUUnNuQlhoOFBxVnJ0Q20wWlZmWlhJeU8zTzhMRStmVFZ5eWhraVAw?=
 =?utf-8?B?MlZhNFhNL1llRERsN2x0Qy8zaUVUY09JV3dMR2hNNENEbEZJYUE5NEpyV2hO?=
 =?utf-8?B?NEsrRUVoUmxnMmdsak5tRERPZkd1S1F4NCtqSlQ2OVM4amdXcDQydXJTUmYw?=
 =?utf-8?B?Uk1vTmZnMCtnQVZlZWFJWmNiV3UyT1h1R21WcVhBZTlEdXhpUWhzMjNXRjdX?=
 =?utf-8?B?SE9FZUtSMUtaQUZvSzlCbG5UVnJ6M2JsbG5TSTUxbXNnQWZlV0JSN0xqV0Nt?=
 =?utf-8?B?cU9UZ2lNMzVMc2J1ZGNOOG5uMzd5LzNYTDFGeGJRKzhpZHRYVDdmejRXQk9P?=
 =?utf-8?B?dzVkR3dFeTcxejFERmpDTUhsQnkyQ1RwZTVIMHNFODZNaXFoL2NibEZDbU5W?=
 =?utf-8?B?K1h5Vk1ReUFOUGNZNG5MVkxqVHR4ejVyUkNjNXoyZFJrOTUxK3h6VEs3SGVW?=
 =?utf-8?B?WDRobmhaVXNsLzZiYURjRjk4Z0ZMTExzem5UeW9aQkVVZXJDWk1YbWpSNVRO?=
 =?utf-8?B?eHQ5WU02WHhiMUhxV3gvTTRXSWJkcEpSK1FTd3gxL1VhUWFFbzVhbEU1S3Ix?=
 =?utf-8?B?cXM3aXNzL0FVQ2pUZUpJMXFDVUsyVzZMRUw4ZWMwUWtnSC8vbDhUKytVVVdy?=
 =?utf-8?B?V0E9PQ==?=
X-OriginatorOrg: siemens.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 1c911696-2e5e-4da0-80eb-08dc2e25777c
X-MS-Exchange-CrossTenant-AuthSource: AS4PR10MB6181.EURPRD10.PROD.OUTLOOK.COM
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Feb 2024 12:56:03.5055
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 38ae3bcd-9579-4fd4-adda-b42e1495d55a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 70lgspQXDcdFzUUd/WUJZ+oMyBgol5jAx7P5igSTBytNoRWV3o8XsdRecHfzcyJ4ozI80Kz+zpP8VskescwmfQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR10MB6956

From: Jan Kiszka <jan.kiszka@siemens.com>

This adds the missing num-viewport, phys and phy-name properties to the
schema. Based on driver code, num-viewport is required for the root
complex, phys are optional. Their number corresponds to the number of
lanes. The AM65x supports up to 2 lanes.

Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>

---
Changes in v2:
 - limit phy-names to pcie-phy[0-1]
 - fix schema-checking of example
---
 .../bindings/pci/ti,am65-pci-host.yaml        | 20 +++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml
index a20dccbafd94..c54d4e57d089 100644
--- a/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml
+++ b/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml
@@ -55,6 +55,20 @@ properties:
 
   dma-coherent: true
 
+  num-viewport:
+    $ref: /schemas/types.yaml#/definitions/uint32
+
+  phys:
+    description: per-lane PHYs
+    minItems: 1
+    maxItems: 2
+
+  phy-names:
+    minItems: 1
+    maxItems: 2
+    items:
+      pattern: '^pcie-phy[0-1]$'
+
 required:
   - compatible
   - reg
@@ -74,6 +88,7 @@ then:
     - dma-coherent
     - power-domains
     - msi-map
+    - num-viewport
 
 unevaluatedProperties: false
 
@@ -81,6 +96,7 @@ examples:
   - |
     #include <dt-bindings/interrupt-controller/arm-gic.h>
     #include <dt-bindings/interrupt-controller/irq.h>
+    #include <dt-bindings/phy/phy.h>
     #include <dt-bindings/soc/ti,sci_pm_domain.h>
 
     pcie0_rc: pcie@5500000 {
@@ -98,9 +114,13 @@ examples:
         ti,syscon-pcie-id = <&scm_conf 0x0210>;
         ti,syscon-pcie-mode = <&scm_conf 0x4060>;
         bus-range = <0x0 0xff>;
+        num-viewport = <16>;
         max-link-speed = <2>;
         dma-coherent;
         interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
         msi-map = <0x0 &gic_its 0x0 0x10000>;
         device_type = "pci";
+        num-lanes = <1>;
+        phys = <&serdes0 PHY_TYPE_PCIE 0>;
+        phy-names = "pcie-phy0";
     };
-- 
2.35.3