Received-SPF: pass (google.com: domain of linux-kernel+bounces-68552-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Date: Fri, 16 Feb 2024 11:58:20 +0000
From: Will Deacon <will@kernel.org>
To: torvalds@linux-foundation.org
Cc: catalin.marinas@arm.com, linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, kernel-team@android.com
Subject: [GIT PULL] arm64 fixes for -rc5
Message-ID: <20240216115819.GA1804@willie-the-truck>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
User-Agent: Mutt/1.10.1 (2018-07-13)

Hi Linus,

Please pull these arm64 fixes for -rc5. It's a little busier than normal,
but it's still not a lot of code and things seem fairly quiet in general.

Summary in the tag.

Cheers,

Will

--->8

The following changes since commit 54be6c6c5ae8e0d93a6c4641cb7528eb0b6ba478:

  Linux 6.8-rc3 (2024-02-04 12:20:36 +0000)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux.git tags/arm64-fixes

for you to fetch changes up to 2813926261e436d33bc74486b51cce60b76edf78:

  arm64/sve: Lower the maximum allocation for the SVE ptrace regset (2024-02-15 11:48:00 +0000)

----------------------------------------------------------------
arm64 fixes for -rc5

- Fix allocation failure during SVE coredumps

- Fix handling of SVE context on signal delivery

- Enable Neoverse N2 CPU errata workarounds for Microsoft's
  "Azure Cobalt 100" clone

- Work around CMN PMU erratum in AmpereOneX implementation

- Fix typo in CXL PMU event definition

- Fix jump label asm constraints

----------------------------------------------------------------
Easwar Hariharan (1):
      arm64: Subscribe Microsoft Azure Cobalt 100 to ARM Neoverse N2 errata

Fangrui Song (1):
      arm64: jump_label: use constraints "Si" instead of "i"

Hojin Nam (1):
      perf: CXL: fix mismatched cpmu event opcode

Ilkka Koskinen (1):
      perf/arm-cmn: Workaround AmpereOneX errata AC04_MESH_1 (incorrect child count)

Mark Brown (2):
      arm64/signal: Don't assume that TIF_SVE means we saved SVE state
      arm64/sve: Lower the maximum allocation for the SVE ptrace regset

Seongsu Park (1):
      arm64: fix typo in comments

 Documentation/arch/arm64/silicon-errata.rst |  7 +++++++
 arch/arm64/include/asm/cpufeature.h         |  2 +-
 arch/arm64/include/asm/cputype.h            |  4 ++++
 arch/arm64/include/asm/fpsimd.h             | 12 ++++++------
 arch/arm64/include/asm/jump_label.h         | 12 ++++++++----
 arch/arm64/kernel/cpu_errata.c              |  3 +++
 arch/arm64/kernel/fpsimd.c                  |  2 +-
 arch/arm64/kernel/ptrace.c                  |  3 ++-
 arch/arm64/kernel/signal.c                  |  4 ++--
 drivers/perf/arm-cmn.c                      | 11 +++++++++++
 drivers/perf/cxl_pmu.c                      |  2 +-
 11 files changed, 46 insertions(+), 16 deletions(-)