Received-SPF: pass (google.com: domain of linux-kernel+bounces-72170-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
Precedence: bulk
MIME-Version: 1.0
References: <cover.1708223519.git.unicorn_wang@outlook.com> <aaad6e257a44e312cfbeb5a8ce84b8975cdc461e.1708223519.git.unicorn_wang@outlook.com>
In-Reply-To: <aaad6e257a44e312cfbeb5a8ce84b8975cdc461e.1708223519.git.unicorn_wang@outlook.com>
From: Guo Ren <guoren@kernel.org>
Date: Tue, 20 Feb 2024 09:14:55 +0800
Message-ID: <CAJF2gTTAz1p-hXF5YCz0Hz5c+QMuSv6BGNbwpYW6Nvez0N7g6g@mail.gmail.com>
Subject: Re: [PATCH v10 1/5] dt-bindings: clock: sophgo: add pll clocks for SG2042
To: Chen Wang <unicornxw@gmail.com>
Cc: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, 
	krzysztof.kozlowski+dt@linaro.org, mturquette@baylibre.com, 
	palmer@dabbelt.com, paul.walmsley@sifive.com, richardcochran@gmail.com, 
	robh+dt@kernel.org, sboyd@kernel.org, devicetree@vger.kernel.org, 
	linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, 
	linux-riscv@lists.infradead.org, haijiao.liu@sophgo.com, 
	xiaoguang.xing@sophgo.com, jszhang@kernel.org, inochiama@outlook.com, 
	samuel.holland@sifive.com, Chen Wang <unicorn_wang@outlook.com>, 
	Rob Herring <robh@kernel.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Sun, Feb 18, 2024 at 10:51=E2=80=AFAM Chen Wang <unicornxw@gmail.com> wr=
ote:
>
> From: Chen Wang <unicorn_wang@outlook.com>
>
> Add bindings for the pll clocks for Sophgo SG2042.
>
> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
> Reviewed-by: Rob Herring <robh@kernel.org>
> ---
>  .../bindings/clock/sophgo,sg2042-pll.yaml     | 45 +++++++++++++++++++
>  include/dt-bindings/clock/sophgo,sg2042-pll.h | 14 ++++++
>  2 files changed, 59 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/clock/sophgo,sg2042=
-pll.yaml
>  create mode 100644 include/dt-bindings/clock/sophgo,sg2042-pll.h
>
> diff --git a/Documentation/devicetree/bindings/clock/sophgo,sg2042-pll.ya=
ml b/Documentation/devicetree/bindings/clock/sophgo,sg2042-pll.yaml
> new file mode 100644
> index 000000000000..b9af733e8a73
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/sophgo,sg2042-pll.yaml
> @@ -0,0 +1,45 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/clock/sophgo,sg2042-pll.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Sophgo SG2042 PLL Clock Generator
> +
> +maintainers:
> +  - Chen Wang <unicorn_wang@outlook.com>
> +
> +properties:
> +  compatible:
> +    const: sophgo,sg2042-pll
> +
> +  reg:
> +    maxItems: 1
> +
> +  clocks:
> +    items:
> +      - description: Oscillator(Clock Generation IC) for Main/Fixed PLL =
(25 MHz)
> +      - description: Oscillator(Clock Generation IC) for DDR PLL 0 (25 M=
Hz)
> +      - description: Oscillator(Clock Generation IC) for DDR PLL 1 (25 M=
Hz)
> +
> +  '#clock-cells':
> +    const: 1
> +    description:
> +      See <dt-bindings/clock/sophgo,sg2042-pll.h> for valid indices.
> +
> +required:
> +  - compatible
> +  - reg
> +  - clocks
> +  - '#clock-cells'
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    clock-controller@10000000 {
> +      compatible =3D "sophgo,sg2042-pll";
> +      reg =3D <0x10000000 0x10000>;
> +      clocks =3D <&cgi_main>, <&cgi_dpll0>, <&cgi_dpll1>;
> +      #clock-cells =3D <1>;
> +    };
> diff --git a/include/dt-bindings/clock/sophgo,sg2042-pll.h b/include/dt-b=
indings/clock/sophgo,sg2042-pll.h
> new file mode 100644
> index 000000000000..2d519b3bf51c
> --- /dev/null
> +++ b/include/dt-bindings/clock/sophgo,sg2042-pll.h
> @@ -0,0 +1,14 @@
> +/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
> +/*
> + * Copyright (C) 2023 Sophgo Technology Inc. All rights reserved.
> + */
> +
> +#ifndef __DT_BINDINGS_SOPHGO_SG2042_PLL_H__
> +#define __DT_BINDINGS_SOPHGO_SG2042_PLL_H__
> +
> +#define MPLL_CLK                       0
> +#define FPLL_CLK                       1
> +#define DPLL0_CLK                      2
> +#define DPLL1_CLK                      3
> +
> +#endif /* __DT_BINDINGS_SOPHGO_SG2042_PLL_H__ */
> --
> 2.25.1
>
Reviewed-by: Guo Ren <guoren@kernel.org>

--=20
Best Regards
 Guo Ren