Received-SPF: pass (google.com: domain of linux-kernel+bounces-73952-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Thomas Gleixner <tglx@linutronix.de>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>
Cc: Ley Foon Tan <leyfoon.tan@starfivetech.com>,
	Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: [PATCH v3 0/2] Add JH8100 external interrupt controller support
Date: Tue, 20 Feb 2024 18:26:45 -0800
Message-Id: <20240221022647.5297-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?gR7l4nj7CZy7cB46UlAmwZpNzV24PIryLL2aUl91E1xRO4qn7bjRo5gMd0f3?=
 =?us-ascii?Q?T72YUe/0JGgedvZKlS1dxiPoV7qWHzIAeL/p1mfSljHt28qV4unriDu/92I4?=
 =?us-ascii?Q?Q+IDTfzonBjDXvMZQIgWXCefY80SukisnqSL7nDAbKyUAYVWpT33ar3mTIhN?=
 =?us-ascii?Q?qhflReM76EUOiwu2Pw3N2xnF+a3LhtWdb+wUYRcJRgfKzixBwHOXpPN0CNrl?=
 =?us-ascii?Q?ligIq2ihgPQxJVvEjEYvm0HgbDyJCVvKCxScr9jlrP1lOFXVkU6QQKhNxSrk?=
 =?us-ascii?Q?FRQ8l8vc1HsOgeCwMJutzr9REsPZOuih68AUtrAhUra6icEsen0JGOKvsEyr?=
 =?us-ascii?Q?EJYoO9b0tFpiE1wFZRtg3Nnx5jRRlkVGxpdDuyNBrL0keq+yyIo4i83IJQRp?=
 =?us-ascii?Q?v1mQpfAl88YWc/VfKp1In5L7yrDT4kEKX7rUBKGDHlLgadnuzEtFNZbkvwuB?=
 =?us-ascii?Q?fbs/IiwWwgsrh6x0kFiNqy0oK+7oPI4FivnHzonJs/GVbfHr2vJB+LFmy8uZ?=
 =?us-ascii?Q?q3T7OYVUH2+fEHUWF/j2eAGeqFGwJobJ/Ps0K07KqZRmfjrzi5/NXqAp+R3C?=
 =?us-ascii?Q?GeNxIbJjaqbCJ1u6CwhXtwZIDxUiiCuJy6+y8xKbzepsePUZZdquM11RjgGn?=
 =?us-ascii?Q?KaNSYYPLHU0//6yv6Tb9eeHn0hV40LHsVrWJ6BGxbnY28Ac+C4BzjGT0rri6?=
 =?us-ascii?Q?6hc0qGuKD3+3iC+1Ox3pOYoLw56QgXG4TVELZPd0iVX3VPKzvA/Jie0Rvt3o?=
 =?us-ascii?Q?ah4XekuFJg24GcS3k27TslfGUq8h9BQgfN4zMYMKETnVmn4sNumsmBJoL5K6?=
 =?us-ascii?Q?ZvPwsEGNJ06DTaRz86lUoYuVNUD6N9v7pO2wy/TZZuU7il+4F11ZZv1dxx9f?=
 =?us-ascii?Q?JcCTq89qP3jQFvA3uyc8zivzegnCwv4/8OIgSPlpBC1FGiMO7/VJhtVg0Qsf?=
 =?us-ascii?Q?Dw+lpxv9GHRG6yJeezYOxcm0hSlhI/JNOID6+qhOle7rMGvuZSGzvPTxtkwD?=
 =?us-ascii?Q?zLsfwRxGWJhh9HqknOtdISsiXd11bryNK05In8cIZKwMvtPJEI/9vwLO6yF6?=
 =?us-ascii?Q?FN2VLZJcdUY3PEWulHqN+I7XmgKJ2pmgeHFeZfmT/c+VuILs+9FG1xjH3iGQ?=
 =?us-ascii?Q?v0s0kD6O64TgvUKDwR9cOZcaGpyvxcE6MsxxzhdH8A50TrHnb54g74HvEdUC?=
 =?us-ascii?Q?/GlYrlcLtQQiGcNKD3qpbE47QWT328YUXOA0D5CHbwuGdF99tIStBn8fwbSv?=
 =?us-ascii?Q?wYTI9shy+6q7z4uT+Gd1BiAsd0wzGSr3AHYeiLkcfpLYLArrVV6nIgz7WeTf?=
 =?us-ascii?Q?0HPEINMoGD8+Z+bPLKYKhETOj8b66QV+BR0LKbVgHSKyhEojiQFJNW6dzw3P?=
 =?us-ascii?Q?RA/xcu6DNGVY2M7i2fOFRtUC0mtUr6FQnKRlkIU1qohFIq4P64Mu5qxZDe5e?=
 =?us-ascii?Q?JFHeQfOnQPjX8SXs/2A59EN0A+or1kMHaHsyjADgpbvBi9I8fnEKxlPoc1DW?=
 =?us-ascii?Q?oZBzDPgQQGWzLy8hBn08XAAc6AyBboPrE7wVueNDkFHTguoAgSFiVgtBG+8c?=
 =?us-ascii?Q?eDOPlat/1pA9Fo+c5DM36hAma6iCw7BJWzD0OAHykKLFYao2oGUEIpWiSjbX?=
 =?us-ascii?Q?OkcDT+gESgU2odfI5DBtNXU=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0b1a4567-c110-4788-fff0-08dc328492f7
X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0671.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Feb 2024 02:26:56.3820
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: iW6rpJLyGGatH06HCi2q9+w9JiNhzH6Gcnqv9r2b0eXY5bMi7KKNkG92xNT8g2hvZYQWH3qsK3rVJkMIZY3rPwBc4XS9CBZS8tP3mM0G/iCNSgUMuK1oDMiPLmuTAO8p
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0541

This patchset adds external interrupt controller driver for the StarFive
JH81000 SoC. It can be used to handle high-level input interrupt signals.
It also send the output interrupt signal to RISC-V PLIC.

changes since v2:
- Rebased on tag v6.8-rc4.
- Added raw_spinlock_t
- Added irq_domain_remove free domain
- Updated struct declarations and initializers
- Updated variable declarations
- Dropped store clk in struct starfive_irq_chip
- Replaced "starfive_intc_mod" with "starfive_intc_bit_set&starfive_intc_bit_clear"
- Replaced "struct irq_domain *root_domain" with "struct irq_domain *domain"
- Added reset_control_assert&clk_disable_unprepare helper functions to error recover

v2: https://lore.kernel.org/all/20240130055843.216342-1-changhuang.liang@starfivetech.com/

changes since v1:
- Rebased on tag v6.8-rc1.
- Dropped store reset_contorl.
- Replaced "of_reset_control_get_by_index" with of_reset_control_get_exclusive
- Printed the error code via %pe

v1: https://lore.kernel.org/all/20240111023201.6187-1-changhuang.liang@starfivetech.com/


Changhuang Liang (2):
  dt-bindings: interrupt-controller: Add starfive,jh8100-intc
  irqchip: Add StarFive external interrupt controller

 .../starfive,jh8100-intc.yaml                 |  61 +++++
 MAINTAINERS                                   |   6 +
 drivers/irqchip/Kconfig                       |  11 +
 drivers/irqchip/Makefile                      |   1 +
 drivers/irqchip/irq-starfive-jh8100-intc.c    | 208 ++++++++++++++++++
 5 files changed, 287 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
 create mode 100644 drivers/irqchip/irq-starfive-jh8100-intc.c

--
2.25.1