Received-SPF: pass (google.com: domain of linux-kernel+bounces-73953-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Thomas Gleixner <tglx@linutronix.de>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>
Cc: Ley Foon Tan <leyfoon.tan@starfivetech.com>,
	Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: [PATCH v3 1/2] dt-bindings: interrupt-controller: Add starfive,jh8100-intc
Date: Tue, 20 Feb 2024 18:26:46 -0800
Message-Id: <20240221022647.5297-2-changhuang.liang@starfivetech.com>
In-Reply-To: <20240221022647.5297-1-changhuang.liang@starfivetech.com>
References: <20240221022647.5297-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?DVIWLxGACHa1VkGgzINQsXB5ERRI+WtbEBEClutGuphW0MeHOegrKr7bbRqW?=
 =?us-ascii?Q?NQw9KECCkHHQJmDN/WlDX7bhN50gDqE80VM+i4azBQno0JhUV57EVZ3qVjkz?=
 =?us-ascii?Q?/I8RkNhmczsDe7RZHJz4hb8bcmBcv0y01GPgMM6Sla7vDuwW6G7y8BDqarE8?=
 =?us-ascii?Q?YgsRxZWifrrLQgJzi+dDnZcj8bUPzcYDk2Z8Wl6kmC7KChICUyQbVbP6YO8g?=
 =?us-ascii?Q?zrbOmzksueOZyrRo/pGqGtWAmLRHSQFH8R0IXccsbdxMTgDCO/T5GNutux8a?=
 =?us-ascii?Q?KCX8G8+wz1LL8xQ5OfjVZs3Q8/NVJB2EvCuNJCfgPyu4aG/kIdLG+VlewYWM?=
 =?us-ascii?Q?mxzZBNFvoX5c4Jhk7I1oxPfN2RqsrNrJ5k+Ui7cpk+9GeH7Jt0osc+Q4hxwz?=
 =?us-ascii?Q?4bsUE263bbIiQ3vRujnnTlTVCn16gBH4ZmXI+gHdskveAtIlUUbXJjBrtiFc?=
 =?us-ascii?Q?7haYcTYfptFjvOD66DdhVEFCQE38e3YmMfDybiBjFkbVckF2Tt3J9/KrCJC8?=
 =?us-ascii?Q?1gXPmFoblP9u7t/pVL4PV8a9Mer5NwsqSfWIsCoDf1y+yYJDPRvhS24eRGCl?=
 =?us-ascii?Q?Xz1Uq5fV8GGuIHweUYRk6UiuhrPWW7ZWk9XBfjuurZSOWotZeYufY+9v4X2a?=
 =?us-ascii?Q?kZRVNXEL8kSYXQ9fDtxFURd8kW7V1ai8WlPvuljU3m9TLCyrEbqZbLPELBCR?=
 =?us-ascii?Q?R9wCcMtrNBnEBTuog+grmfpMZgIB1uqtQzGgQx5eBt7eHvCZnnuCgwecFG6V?=
 =?us-ascii?Q?AXAiCf7ITKt5yUHP4oQtR+MyTo/49zQcQWHDa64kXEFYDlci0gWRJVgvw/LT?=
 =?us-ascii?Q?kbup3ggWaQvihDcHwyt/Uekfb6/ZO1RXX9sZ6DQSDQS633KCU7pctC1Cq4sU?=
 =?us-ascii?Q?vimzT2sS/T6agJ+WTfoOHkTq3D7n8GtOIG0EKHWYRml2XIB2hbeVlsvkdppv?=
 =?us-ascii?Q?uIQq45JlJYIYQHZTYln6gdDxvHG4WHgy5zXLdQfeq17IzBfvYNm6yExU6QEm?=
 =?us-ascii?Q?5x7FEbV4lNtoIq44qZXgWlkRjBbv3Wm6jPHqj4bPyHMLzAUdbFX3Xe1LZyIG?=
 =?us-ascii?Q?x0+5ESLUuJs3wdkE0t0cjNkxVbHg1Slsnb0Y+CQs15//QUHlkBgCS2RR6YjD?=
 =?us-ascii?Q?/SvcN6PC6/U7mOrt1plG4NBQc/zh3pgd2b15myy/vqG5qk3yaCwHq13c52jH?=
 =?us-ascii?Q?LgTb0WNJH4KOMvl9civMtVD3kIBm3X8Ce8gm8pRHhR+LKbfG9BZyAph2naak?=
 =?us-ascii?Q?2Ze9F4shQXTPK4IJqaD4111p4z2dR6vlAIY4ybfgtUpxSNC+FW97Oqzp/zVm?=
 =?us-ascii?Q?gGsVk9/zmuqtNjWMil5UED0vKkytdjpLE/AklZDR3MjF8fuBX+gDNs4Bw7/B?=
 =?us-ascii?Q?ePStniy54YCW678+W23tH/gnA2YE70Up23n91u6TfR87pggsrcaUKY6GoZ1K?=
 =?us-ascii?Q?/z45QXb5KTNTo+aPuhNB1cIVQi3P/2OHHh0sLxKk2q+Iu+1+qfy2WoN34vw3?=
 =?us-ascii?Q?SOt/gtcXID90/VYKfobBTsCqBkmlmNZSKRjTRckWLCbcnWzvGvKuO4ShBZ9o?=
 =?us-ascii?Q?7QyX1Rq7kFsDaDcoXZzs5LYlJPezGZo9rkheJD8xhQvYMKvroqXBpXZmcSkK?=
 =?us-ascii?Q?3kvrsTJ+ReWOfZo40LMEc0k=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0698c184-d017-4e57-a605-08dc328493a3
X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0671.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Feb 2024 02:26:57.4793
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: +ALY7mwbUhGr+4IgZypD/YXXDsXsIJMQAET2f0v+oOdrpVOog94Vzc5XAUwSYY85hDfxf6eBiRTAT+Swg8GWjv3J+K4qKoZZRbzI6F3GcOMiM8M+DH4eYn8uIHgAysP8
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0541

StarFive SoCs like the JH8100 use a interrupt controller. Add a binding
for it.

Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
 .../starfive,jh8100-intc.yaml                 | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml

diff --git a/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
new file mode 100644
index 000000000000..ada5788602d6
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
@@ -0,0 +1,61 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/starfive,jh8100-intc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: StarFive External Interrupt Controller
+
+description:
+  StarFive SoC JH8100 contain a external interrupt controller. It can be used
+  to handle high-level input interrupt signals. It also send the output
+  interrupt signal to RISC-V PLIC.
+
+maintainers:
+  - Changhuang Liang <changhuang.liang@starfivetech.com>
+
+properties:
+  compatible:
+    const: starfive,jh8100-intc
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    description: APB clock for the interrupt controller
+    maxItems: 1
+
+  resets:
+    description: APB reset for the interrupt controller
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  interrupt-controller: true
+
+  "#interrupt-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - resets
+  - interrupts
+  - interrupt-controller
+  - "#interrupt-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    interrupt-controller@12260000 {
+      compatible = "starfive,jh8100-intc";
+      reg = <0x12260000 0x10000>;
+      clocks = <&syscrg_ne 76>;
+      resets = <&syscrg_ne 13>;
+      interrupts = <45>;
+      interrupt-controller;
+      #interrupt-cells = <1>;
+    };
-- 
2.25.1