Received: by 2002:a05:7412:798b:b0:fc:a2b0:25d7 with SMTP id fb11csp257095rdb; Thu, 22 Feb 2024 02:47:48 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCW6pQZ+xO+gFEuVMtAdVKlwMajs9REW38nfPLUfB7zNcEz6tpcIzD0PDlYJJEMhdwJsOFyUNhMoO58h+vGuO9i9dXqpEZu2hx+ln0I6MQ== X-Google-Smtp-Source: AGHT+IHNoD6ewmeEXt4SY8w9FkZKlVwWcPlOyGIfuz5QhTFrtgAiVNdFIyY928Z4EUAlZvt8xGJ3 X-Received: by 2002:a17:902:d484:b0:1d8:ff72:eef8 with SMTP id c4-20020a170902d48400b001d8ff72eef8mr2906669plg.18.1708598868571; Thu, 22 Feb 2024 02:47:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708598868; cv=pass; d=google.com; s=arc-20160816; b=Ps2b3sFuo2/gnCK9+iG7YLd5+XHz1kDWP48FKD4WkLrNrfKh8haqWu4Fi/ntygijvz WwJeDkioxj5l8baHKkeJhFG7grWtXmlWb32bLRP/cuVI+HPMdv0ZFR6KCD7Kp2LdGrF2 bgDFdsBpsa2KC5ipnXccoWqAldUBkHP2AyokvNnXPsvNgSLUgWYV/LERrFxHQPUdW1qR OUIvM3a/lUKDBN41Q5hUqgmoTFjqBwXBEcwC/8Pc1bE3TC2tPmN4y2RDQTqkO2z9RVM1 b9Bhq1GwBY1rkbe2Eh2D0fP9pEYAHW1jpp9QZ8jbGm097l6JZX/0FAaqYn53y5fUKlxE fIZQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=dqjqamwbWZoVB5+A2uqVGbCLbdkcMAyKA0l0+UrNKQ8=; fh=g7w+Q2qVVZikz9vsMPGsOmw4l5bh3x4nU9b5B3+JzTM=; b=063otJNoBN4BwswckJaJhB+j/kiWZoG6uL7XzdVb3yz5+1hTuhmE8I6q08h7ytgGAg 797QdwJFNWkiNk66LfWYuJmNvSR7EqxxZ7gjvhvgUHcwhomAUPApKggtk/4fI4FLEQaE BW5K13zuTporV5eAvokBZ8AEGBrnK0j/UKtXFnzS2ojl06Kb9CS8Gw9DW+c2WHQ0B43b jHMrZJnjeiVnGWJ1QjFvmEy2b0o1hF3ua+DeVf6AjCHJvP+6gyUZbX7XG4YSxwGxIs7J Oa00JN9QZU64QdaKf0u3qdjXJ0Z3TazgJr2IT+c4z8M9OeP6Hj3Yi68ZY9R/pq87flct ++eQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=cDvUzNNt; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-76353-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-76353-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id a26-20020a637f1a000000b005ceca1094c3si9861041pgd.853.2024.02.22.02.47.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 02:47:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-76353-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=cDvUzNNt; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-76353-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-76353-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 30E8BB2337E for ; Thu, 22 Feb 2024 10:47:46 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 315173FB1B; Thu, 22 Feb 2024 10:47:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="cDvUzNNt" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CBF44182CC; Thu, 22 Feb 2024 10:47:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708598851; cv=none; b=oZEg+rW/pZwNgLD19ztAwEoYpj463mpjlJElmjjqWnAORGbW3pZ/wQdQqsBWBSMte7LbVnh8w6MoRXlEiFOgK3GkX1HxQsivVE8MRoL02ZMeKjrI22puv/eEWzEFQgvWYoTrCxMMnfhaWzDlgn8+TjhM8yQPz4aVDPKT31DLkW0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708598851; c=relaxed/simple; bh=Q/CHngh02Ozt6OGtYQPEy0mqZUEV5fub+WLge7jp4+Y=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=MOUxivcq9yIQFOC/GNLA4lyCxxFGTSCvu3r9J4q+goPFjH8RLoA3x1OrzgzbKAXG9qopLeoR+v9wH2fPlQxxCAoNnkzAh8SZoyNQobz3XDi38W59IQG1CYFMPSrS0ZryV8c1r4deR8Afkv2cQUZ4qDpw3x17BD54bBfQT6VC6pw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=cDvUzNNt; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41M7hvh1023164; Thu, 22 Feb 2024 10:47:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=dqjqamwbWZoVB5+A2uqVGbCLbdkcMAyKA0l0+UrNKQ8=; b=cD vUzNNtk6BwtOXq77c+/qygL/uH9Q85GQik9tBMmOQol2OOVW2I1/CJfLaNIWVJYm dfgUPniacb16D2SZ/cJC/76/r5XfiR+nYH25H+ZhqqgYJubHbb87czayBBEUZiTO KCPOsR9/6TvstqZJhpTAll7Htjj76+NnXxLoK/7l29BOYHACRz8JC09Fzj/KuYpU 6MwgR2O2o79T3jz5X+AM/8WVXGPKJzUOhXTM0UnpxgNwuXxU94xKQl0HVCsxd7+/ QjmWGL20DEsQ6+eZkHT50YYlV1K15mjnFUdaFkL0NXR63jDGZ534tmBxLB1R5Qld HV2COm6v1aPeV4vkp4ag== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3we24agm1j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 22 Feb 2024 10:47:13 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41MAkqm5029793 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 22 Feb 2024 10:46:52 GMT Received: from [10.217.216.110] (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 22 Feb 2024 02:46:48 -0800 Message-ID: <2ad3e6e0-ec26-4113-89c6-2be79a41d2d6@quicinc.com> Date: Thu, 22 Feb 2024 16:16:45 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 1/4] interconnect: qcom: icc-rpmh: Add QoS configuration support Content-Language: en-US To: Dmitry Baryshkov CC: , , , , , , , , , , , , References: <20240205145606.16936-1-quic_okukatla@quicinc.com> <20240205145606.16936-2-quic_okukatla@quicinc.com> From: Odelu Kukatla In-Reply-To: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: xdTvw6n5SUd_l1Zs4iPse3U4G548nRPw X-Proofpoint-ORIG-GUID: xdTvw6n5SUd_l1Zs4iPse3U4G548nRPw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-22_09,2024-02-22_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 clxscore=1011 lowpriorityscore=0 priorityscore=1501 adultscore=0 mlxlogscore=999 phishscore=0 spamscore=0 mlxscore=0 bulkscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000 definitions=main-2402220086 On 2/5/2024 8:38 PM, Dmitry Baryshkov wrote: > On Mon, 5 Feb 2024 at 16:57, Odelu Kukatla wrote: >> >> It adds QoS support for QNOC device and includes support for >> configuring priority, priority forward disable, urgency forwarding. >> This helps in priortizing the traffic originating from different >> interconnect masters at NoC(Network On Chip). >> >> Signed-off-by: Odelu Kukatla >> --- >> drivers/interconnect/qcom/icc-rpmh.c | 161 ++++++++++++++++++++++++++- >> drivers/interconnect/qcom/icc-rpmh.h | 32 ++++++ >> 2 files changed, 189 insertions(+), 4 deletions(-) >> >> diff --git a/drivers/interconnect/qcom/icc-rpmh.c b/drivers/interconnect/qcom/icc-rpmh.c >> index c1aa265c1f4e..67e600f1191d 100644 >> --- a/drivers/interconnect/qcom/icc-rpmh.c >> +++ b/drivers/interconnect/qcom/icc-rpmh.c >> @@ -1,28 +1,69 @@ >> // SPDX-License-Identifier: GPL-2.0 >> /* >> * Copyright (c) 2020, The Linux Foundation. All rights reserved. >> + * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. >> */ >> >> +#include >> #include >> #include >> #include >> #include >> #include >> #include >> +#include >> >> #include "bcm-voter.h" >> #include "icc-common.h" >> #include "icc-rpmh.h" >> >> +/* QNOC QoS */ >> +#define QOSGEN_MAINCTL_LO(p, qp) (0x8 + (p->port_offsets[qp])) >> +#define QOS_SLV_URG_MSG_EN_MASK BIT_MASK(3) >> +#define QOS_DFLT_PRIO_MASK GENMASK(6, 4) >> +#define QOS_DISABLE_MASK BIT_MASK(24) >> + >> +/** >> + * qcom_icc_set_qos - initialize static QoS configurations >> + * @qp: qcom icc provider to which @node belongs >> + * @node: qcom icc node to operate on >> + */ >> +static void qcom_icc_set_qos(struct qcom_icc_provider *qp, >> + struct qcom_icc_node *node) >> +{ >> + const struct qcom_icc_qosbox *qos = node->qosbox; >> + int port; >> + >> + if (!qp->regmap) >> + return; >> + >> + if (!qos) >> + return; >> + >> + for (port = 0; port < qos->num_ports; port++) { >> + regmap_update_bits(qp->regmap, QOSGEN_MAINCTL_LO(qos, port), >> + QOS_DISABLE_MASK, >> + FIELD_PREP(QOS_DISABLE_MASK, qos->prio_fwd_disable)); >> + >> + regmap_update_bits(qp->regmap, QOSGEN_MAINCTL_LO(qos, port), >> + QOS_DFLT_PRIO_MASK, >> + FIELD_PREP(QOS_DFLT_PRIO_MASK, qos->prio)); >> + >> + regmap_update_bits(qp->regmap, QOSGEN_MAINCTL_LO(qos, port), >> + QOS_SLV_URG_MSG_EN_MASK, >> + FIELD_PREP(QOS_SLV_URG_MSG_EN_MASK, qos->urg_fwd)); >> + } >> +} >> + >> /** >> * qcom_icc_pre_aggregate - cleans up stale values from prior icc_set >> * @node: icc node to operate on >> */ >> void qcom_icc_pre_aggregate(struct icc_node *node) >> { >> - size_t i; >> - struct qcom_icc_node *qn; >> struct qcom_icc_provider *qp; >> + struct qcom_icc_node *qn; >> + size_t i; >> >> qn = node->data; >> qp = to_qcom_provider(node->provider); >> @@ -49,8 +90,8 @@ EXPORT_SYMBOL_GPL(qcom_icc_pre_aggregate); >> int qcom_icc_aggregate(struct icc_node *node, u32 tag, u32 avg_bw, >> u32 peak_bw, u32 *agg_avg, u32 *agg_peak) >> { >> - size_t i; >> struct qcom_icc_node *qn; >> + size_t i; > > Please abstain from making the cleanup changes in the same patch as > the functional changes. These changes either should be dropped or > moved to a separate patch. > Sure, i will take care of it in next revision. >> >> qn = node->data; >> >> @@ -159,13 +200,96 @@ int qcom_icc_bcm_init(struct qcom_icc_bcm *bcm, struct device *dev) >> } >> EXPORT_SYMBOL_GPL(qcom_icc_bcm_init); >> >> +static bool bcm_needs_qos_proxy(struct qcom_icc_bcm *bcm) > > Although this part is not exported to the modules, I think it deserves > some documentation. Either in the commit message or in the source > file. > I am going to address this in V3. >> +{ >> + int i; >> + >> + for (i = 0; i < bcm->num_nodes; i++) >> + if (bcm->nodes[i]->qosbox) >> + return true; >> + >> + return false; >> +} >> + >> +static int enable_qos_deps(struct qcom_icc_provider *qp) >> +{ >> + struct qcom_icc_bcm *bcm; >> + bool keepalive; >> + int ret, i; >> + >> + for (i = 0; i < qp->num_bcms; i++) { >> + bcm = qp->bcms[i]; >> + if (bcm_needs_qos_proxy(bcm)) { >> + keepalive = bcm->keepalive; >> + bcm->keepalive = true; >> + >> + qcom_icc_bcm_voter_add(qp->voter, bcm); >> + ret = qcom_icc_bcm_voter_commit(qp->voter); >> + >> + bcm->keepalive = keepalive; >> + >> + if (ret) { >> + dev_err(qp->dev, "failed to vote BW to %s for QoS\n", >> + bcm->name); >> + return ret; >> + } >> + } >> + } >> + >> + ret = clk_bulk_prepare_enable(qp->num_clks, qp->clks); >> + if (ret) >> + dev_err(qp->dev, "failed to enable clocks for QoS\n"); >> + >> + return ret; >> +} >> + >> +static void disable_qos_deps(struct qcom_icc_provider *qp) >> +{ >> + struct qcom_icc_bcm *bcm; >> + int i; >> + >> + clk_bulk_disable_unprepare(qp->num_clks, qp->clks); >> + >> + for (i = 0; i < qp->num_bcms; i++) { >> + bcm = qp->bcms[i]; >> + if (bcm_needs_qos_proxy(bcm)) { >> + qcom_icc_bcm_voter_add(qp->voter, bcm); >> + qcom_icc_bcm_voter_commit(qp->voter); >> + } >> + } >> +} >> + >> +static int qcom_icc_rpmh_configure_qos(struct qcom_icc_provider *qp) >> +{ >> + struct qcom_icc_node *qnode; >> + size_t i; >> + int ret; >> + >> + ret = enable_qos_deps(qp); >> + if (ret) >> + return ret; >> + >> + for (i = 0; i < qp->num_nodes; i++) { >> + qnode = qp->nodes[i]; >> + if (!qnode) >> + continue; >> + >> + if (qnode->qosbox) >> + qcom_icc_set_qos(qp, qnode); >> + } >> + >> + disable_qos_deps(qp); >> + >> + return ret; >> +} >> + >> int qcom_icc_rpmh_probe(struct platform_device *pdev) >> { >> + struct qcom_icc_node * const *qnodes, *qn; >> const struct qcom_icc_desc *desc; >> struct device *dev = &pdev->dev; >> struct icc_onecell_data *data; >> struct icc_provider *provider; >> - struct qcom_icc_node * const *qnodes, *qn; >> struct qcom_icc_provider *qp; >> struct icc_node *node; >> size_t num_nodes, i, j; >> @@ -199,12 +323,35 @@ int qcom_icc_rpmh_probe(struct platform_device *pdev) >> >> qp->dev = dev; >> qp->bcms = desc->bcms; >> + qp->nodes = desc->nodes; >> qp->num_bcms = desc->num_bcms; >> + qp->num_nodes = desc->num_nodes; >> >> qp->voter = of_bcm_voter_get(qp->dev, NULL); >> if (IS_ERR(qp->voter)) >> return PTR_ERR(qp->voter); >> >> + if (desc->config) { >> + struct resource *res; >> + void __iomem *base; >> + >> + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); >> + if (!res) >> + return -ENODEV; > > Having a working ICC even without QoS changes is still important. I'd > suggest to warn the user here and continue probe, skipping QoS > settings. > I am going to address this in V3. >> + >> + base = devm_ioremap(dev, res->start, resource_size(res)); >> + if (IS_ERR(base)) >> + return PTR_ERR(base); >> + >> + qp->regmap = devm_regmap_init_mmio(dev, base, desc->config); >> + if (IS_ERR(qp->regmap)) >> + return PTR_ERR(qp->regmap); >> + } >> + >> + qp->num_clks = devm_clk_bulk_get_all(qp->dev, &qp->clks); >> + if (qp->num_clks < 0) >> + return qp->num_clks; >> + >> for (i = 0; i < qp->num_bcms; i++) >> qcom_icc_bcm_init(qp->bcms[i], dev); >> >> @@ -229,6 +376,10 @@ int qcom_icc_rpmh_probe(struct platform_device *pdev) >> data->nodes[i] = node; >> } >> >> + ret = qcom_icc_rpmh_configure_qos(qp); >> + if (ret) >> + goto err_remove_nodes; >> + >> ret = icc_provider_register(provider); >> if (ret) >> goto err_remove_nodes; >> @@ -247,6 +398,7 @@ int qcom_icc_rpmh_probe(struct platform_device *pdev) >> err_deregister_provider: >> icc_provider_deregister(provider); >> err_remove_nodes: >> + clk_bulk_put_all(qp->num_clks, qp->clks); > > No!!! You should never manually free the resources that are handled by > the devm_ functions. In rare cases it is really necessary for some > reason, there exists a counterpart devm_free_something funciton. > Yeah, i will remove it in next revision. >> icc_nodes_remove(provider); >> >> return ret; >> @@ -258,6 +410,7 @@ void qcom_icc_rpmh_remove(struct platform_device *pdev) >> struct qcom_icc_provider *qp = platform_get_drvdata(pdev); >> >> icc_provider_deregister(&qp->provider); >> + clk_bulk_put_all(qp->num_clks, qp->clks); > > And here again. > Yeah, i will remove it in next revision. >> icc_nodes_remove(&qp->provider); >> } >> EXPORT_SYMBOL_GPL(qcom_icc_rpmh_remove); >> diff --git a/drivers/interconnect/qcom/icc-rpmh.h b/drivers/interconnect/qcom/icc-rpmh.h >> index 2de29460e808..65cef156f212 100644 >> --- a/drivers/interconnect/qcom/icc-rpmh.h >> +++ b/drivers/interconnect/qcom/icc-rpmh.h >> @@ -1,12 +1,14 @@ >> /* SPDX-License-Identifier: GPL-2.0 */ >> /* >> * Copyright (c) 2020, The Linux Foundation. All rights reserved. >> + * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. >> */ >> >> #ifndef __DRIVERS_INTERCONNECT_QCOM_ICC_RPMH_H__ >> #define __DRIVERS_INTERCONNECT_QCOM_ICC_RPMH_H__ >> >> #include >> +#include >> >> #define to_qcom_provider(_provider) \ >> container_of(_provider, struct qcom_icc_provider, provider) >> @@ -18,6 +20,11 @@ >> * @bcms: list of bcms that maps to the provider >> * @num_bcms: number of @bcms >> * @voter: bcm voter targeted by this provider >> + * @nodes: list of icc nodes that maps to the provider >> + * @num_nodes: number of @nodes >> + * @regmap: used for QoS, register access >> + * @clks : clks required for register access >> + * @num_clks: number of @clks >> */ >> struct qcom_icc_provider { >> struct icc_provider provider; >> @@ -25,6 +32,11 @@ struct qcom_icc_provider { >> struct qcom_icc_bcm * const *bcms; >> size_t num_bcms; >> struct bcm_voter *voter; >> + struct qcom_icc_node * const *nodes; >> + size_t num_nodes; >> + struct regmap *regmap; >> + struct clk_bulk_data *clks; >> + int num_clks; > > Is it really necessary to store this in the global data? If I > understand correctly, QoS is only programmed during the boot and is > not to be reprogrammed later. Is my understanding correct? > qcom_icc_rpmh_configure_qos() can be invoked from outside of qcom_icc_rpmh_probe() in QuickBoot mode where *_probe does not happen. so it will be easier to access this data if we keep it in global data when invoked outside of *_probe(). >> }; >> >> /** >> @@ -41,6 +53,23 @@ struct bcm_db { >> u8 reserved; >> }; >> >> +/** >> + * struct qcom_icc_qosbox - Qualcomm specific QoS config > > Why is it qosbox? > QOS box is the name used to describe the QOS policy override part of NIU HW in NOC. >> + * @prio: priority value assigned to requests on the node >> + * @urg_fwd: if set, master priority is used for requests. >> + * @prio_fwd_disable: if set, master priority is ignored and NoC's default priority is used. >> + * @num_ports: number of @ports >> + * @port_offsets: qos register offsets >> + */ >> + >> +struct qcom_icc_qosbox { >> + const u32 prio; >> + const bool urg_fwd; >> + const bool prio_fwd_disable; >> + const u32 num_ports; >> + const u32 port_offsets[] __counted_by(num_ports); >> +}; >> + >> #define MAX_LINKS 128 >> #define MAX_BCMS 64 >> #define MAX_BCM_PER_NODE 3 >> @@ -58,6 +87,7 @@ struct bcm_db { >> * @max_peak: current max aggregate value of all peak bw requests >> * @bcms: list of bcms associated with this logical node >> * @num_bcms: num of @bcms >> + * @qosbox: qos config data associated with node >> */ >> struct qcom_icc_node { >> const char *name; >> @@ -70,6 +100,7 @@ struct qcom_icc_node { >> u64 max_peak[QCOM_ICC_NUM_BUCKETS]; >> struct qcom_icc_bcm *bcms[MAX_BCM_PER_NODE]; >> size_t num_bcms; >> + const struct qcom_icc_qosbox *qosbox; >> }; >> >> /** >> @@ -114,6 +145,7 @@ struct qcom_icc_fabric { >> }; >> >> struct qcom_icc_desc { >> + const struct regmap_config *config; >> struct qcom_icc_node * const *nodes; >> size_t num_nodes; >> struct qcom_icc_bcm * const *bcms; >> -- >> 2.17.1 >> >> > > Thanks, Odelu