Received: by 2002:a05:7208:3188:b0:7e:5202:c8b4 with SMTP id r8csp890679rbd; Fri, 23 Feb 2024 06:49:39 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXoeeGk87IFY6EPWz0VxsQFJZBYpKanA7G6CTAn69R2CsWZEbt99ZeB8CmIK1Cpc+xCJY7qmrc1gOAHUVXZ29bILDZ0SeoF9USjr2jpAg== X-Google-Smtp-Source: AGHT+IEjwcbJsJ7OkbnsUghYiIcJeDw9aH+uZA/Ux9n+nz1fcnnDXY2+1ysgUkimdaqsUpf1Vr0v X-Received: by 2002:a17:902:ce84:b0:1dc:54db:c610 with SMTP id f4-20020a170902ce8400b001dc54dbc610mr2262231plg.41.1708699779210; Fri, 23 Feb 2024 06:49:39 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708699779; cv=pass; d=google.com; s=arc-20160816; b=fAzW3SKmJVS6S2dw6klhv6P2tcWagdpmPNL9K1tLdWXHOeSZHKyF3GZxmg2f6lOxGs YYKNhHn7jkt5I/C9jx7ZLksbHfcvuEdjeFkiO4tLQ56lt2XcDfF5mpjj6sgHxINW1RLh 7/elXHg3Ljy9rryJd4ln3rpjg4VUgsaFRfwnrOihhHBMq2rldNHNjB7cU/Alk9QxrPrX 3Qh9B20swl83hOzaWetUuwwJxfVqaFf1n8BIULgOOpK/FLxnvXLtCUlgB7GrTXJTkkAe S1cNdz0iSQFuk+e47C9koV5KKN93Akb4gG6cV+Xn+2U1DgvsYxh53VZ0HCBd5F0JMnbp QoGw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:from :dkim-signature; bh=HhT0IwY1E8QVOTa/gU1QFx/QbzcW3wm8gTm1Q8NCR94=; fh=7bpqs5eWZGWlakrOedo6u9G7UeLiZy9oeL+B110wf7c=; b=vlaTem1AtnJcOjSaAbr+AzDCSlrxETkXvdn+dwmqUjE3m3NM/SwuvQx4erxFsPXoKK R6E3ljuespNSs/MWFHQNZFKtoq1DQXZ7vBMPiBNCee+oqApTVmg+75lhWBHEJ0nLKVUm 0Ey21z0uZXKVSyQx63dJMI1Gz9LsOg8zBcgm37zH18B7DqWWbzey0SNp/bQ9xRIqVeFv 7Q+LrjEnz82sw6Mh83NbeA7A82ORXH+8FZf2dbZhmGU+IPkMoE30C2tdwwI6LWvvg1WX vyh48c0+Y4vdlBWt6CDI68tvPPjRzeIuMdfaLzyNM4NXI3Ht6NT7MD+9dEBWziFH3HMP k9DA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=AECitTCG; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-78530-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78530-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id z1-20020a170902708100b001db730d3f16si11914163plk.621.2024.02.23.06.49.39 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 06:49:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-78530-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=AECitTCG; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-78530-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78530-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id DE20F285E3B for ; Fri, 23 Feb 2024 14:49:38 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3399D82D95; Fri, 23 Feb 2024 14:48:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="AECitTCG" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F91781ABE; Fri, 23 Feb 2024 14:48:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708699713; cv=none; b=i2m31C2TQRq0nx29X8n1GvmZQt0/3o9wGPIcR7tRBcySpC+GplnkUFUdynwkJzfWUTWwmBH0D0eOFthHFYYPKRij7HGw/qSErhvHr1tc+WpJzgYyYnpQysOd7FWX+F9AnZsXuTb5dRej6ldYNkkIPcXiF4D5HLYX3LLYYqT6Fuo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708699713; c=relaxed/simple; bh=haKR2PiRK3gLMnEX7sMNAB/zUotyP4ntW+xdSXrXZb0=; h=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC; b=iTFXYHmF5z9OqwUd+PGJjrMWIfGMKFkrNp2TYJS2/6ua5LAu3EyT1wO6Ust7VRSwSPkMBOX7+RP/nQQ9GU6krri76cCBwg0g+5qjGlUEsc96LTYxjEoTsylhoTmNKQDLAkZTgP86qOlE5rzm012c1gB3WHJzriUF+mt5p62MkVw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=AECitTCG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41NCVG0v022251; Fri, 23 Feb 2024 14:48:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:subject:date:message-id:mime-version:content-type :content-transfer-encoding:to:cc; s=qcppdkim1; bh=HhT0IwY1E8QVOT a/gU1QFx/QbzcW3wm8gTm1Q8NCR94=; b=AECitTCGyeXUxCiPyA3GUAfvXUVUKe k/LnrkeEKsn+OjO1wWN11wPf+0LonQ2uEoM7VqKRYmYVtTwfCkhF0puMm/Mo77yg ksI0cw8/Rx4G9L3gH3gcmT2kXFH/e7EpGad5ig/1smtuBvA+NJJ9vSuMomYei1te ks6HTTbabP8VmYk//SeEPtcjd6g5cnrcGN6kyrBQMRWyIAFR9y2NpitIrbqga1Xm NOg6ryEdpNbOwi0OsDjbbIGRfd/+EuyfhmK9Hs8HC7HwkfuiMW3yBTn2KSIWF92H R42AayR7KKRtyH++4XP9h2HUKsnu9O7+An748xCvva6jgwUKTJW5akXw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3we3233ee0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 23 Feb 2024 14:48:21 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41NEmKkX016777 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 23 Feb 2024 14:48:20 GMT Received: from hu-krichai-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Fri, 23 Feb 2024 06:48:13 -0800 From: Krishna chaitanya chundru Subject: [PATCH v7 0/7] PCI: qcom: Add support for OPP Date: Fri, 23 Feb 2024 20:17:57 +0530 Message-ID: <20240223-opp_support-v7-0-10b4363d7e71@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAB+w2GUC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyzHUUlJIzE vPSU3UzU4B8JSMDIxMDIyMj3fyCgvji0oKC/KISXUPLRINkU+OkVMM0EyWgjoKi1LTMCrBp0bG 1tQCWVL5aXQAAAA== To: Bjorn Andersson , Konrad Dybcio , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Rob Herring , Johan Hovold , Brian Masney , Georgi Djakov CC: , , , , , , , , , Krishna chaitanya chundru , Bryan O'Donoghue , Krzysztof Kozlowski X-Mailer: b4 0.13-dev-83828 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708699692; l=4313; i=quic_krichai@quicinc.com; s=20230907; h=from:subject:message-id; bh=haKR2PiRK3gLMnEX7sMNAB/zUotyP4ntW+xdSXrXZb0=; b=eKRTPissHKWC9t/nPZpBx75wxNYefmbrHKZ99XAW8VlvlMXTq5gyAdHhssH7biBZvAXHVdjli OOKvSocSHj4As0pFD1SzbkAqh4MnEAdj0FEtxy9RCgNL64l6wUg2PhX X-Developer-Key: i=quic_krichai@quicinc.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: R10j8rv04QEYObypA7RCJyODBAtZSJIS X-Proofpoint-GUID: R10j8rv04QEYObypA7RCJyODBAtZSJIS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-22_15,2024-02-23_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 impostorscore=0 priorityscore=1501 mlxscore=0 lowpriorityscore=0 clxscore=1011 suspectscore=0 malwarescore=0 mlxlogscore=999 adultscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000 definitions=main-2402230108 This patch adds support for OPP to vote for the performance state of RPMH power domain based upon PCIe speed it got enumerated. QCOM Resource Power Manager-hardened (RPMh) is a hardware block which maintains hardware state of a regulator by performing max aggregation of the requests made by all of the processors. PCIe controller can operate on different RPMh performance state of power domain based up on the speed of the link. And this performance state varies from target to target. It is manadate to scale the performance state based up on the PCIe speed link operates so that SoC can run under optimum power conditions. Add Operating Performance Points(OPP) support to vote for RPMh state based upon GEN speed link is operating. Before link up PCIe driver will vote for the maximum performance state. As now we are adding ICC BW vote in OPP, the ICC BW voting depends both GEN speed and link width using opp-level to indicate the opp entry table will be difficult. In PCIe certain gen speeds like GEN1x2 & GEN2X1 or GEN3x2 & GEN4x1 use same icc bw if we use freq in the OPP table to represent the PCIe Gen speed number of PCIe entries can reduced. So going back to use freq in the OPP table instead of level. Signed-off-by: Krishna chaitanya chundru --- Changes from v6: - change CPU-PCIe bandwidth to 1KBps as suggested by HW team. - Create a new API to get frequency based upon PCIe speed as suggested by mani. - Updated few commit texts and comments. - Setting opp to NULL in suspend to remove any votes. - Link for v6: https://lore.kernel.org/linux-arm-msm/20240112-opp_support-v6-0-77bbf7d0cc37@quicinc.com/ Changes from v5: - Add ICC BW voting as part of OPP, rebase the latest kernel, and only - either OPP or ICC BW voting will supported we removed the patch to - return error for icc opp update patch. - As we added the icc bw voting in opp table I am not including reviewed - by tags given in previous patch. - Use opp freq to find opp entries as now we need to include pcie link - also in to considerations. - Add CPU-PCIe BW voting which is not present till now. - Drop PCI: qcom: Return error from 'qcom_pcie_icc_update' as either opp or icc bw - only one executes and there is no need to fail if opp or icc update fails. - Link for v5: https://lore.kernel.org/linux-arm-msm/20231101063323.GH2897@thinkpad/T/ Changes from v4: - Added a separate patch for returning error from the qcom_pcie_upadate and moved opp update logic to icc_update and used a bool variable to update the opp. - Addressed comments made by pavan. changes from v3: - Removing the opp vote on suspend when the link is not up and link is not up and add debug prints as suggested by pavan. - Added dev_pm_opp_find_level_floor API to find the highest opp to vote. changes from v2: - Instead of using the freq based opp search use level based as suggested by Dmitry Baryshkov. Changes from v1: - Addressed comments from Krzysztof Kozlowski. - Added the rpmhpd_opp_xxx phandle as suggested by pavan. - Added dev_pm_opp_set_opp API call which was missed on previous patch. --- --- Krishna chaitanya chundru (7): dt-bindings: PCI: qcom: Add interconnects path as required property arm64: dts: qcom: sm8450: Add interconnect path to PCIe node PCI: qcom: Add ICC bandwidth vote for CPU to PCIe path dt-bindings: pci: qcom: Add opp table arm64: dts: qcom: sm8450: Add opp table support to PCIe PCI: Bring out the pcie link speed to MBps logic to new function PCI: qcom: Add OPP support to scale performance state of power domain .../devicetree/bindings/pci/qcom,pcie.yaml | 6 ++ arch/arm64/boot/dts/qcom/sm8450.dtsi | 82 +++++++++++++++ drivers/pci/controller/dwc/pcie-qcom.c | 110 ++++++++++++++++++--- drivers/pci/pci.c | 19 +--- drivers/pci/pci.h | 24 +++++ 5 files changed, 208 insertions(+), 33 deletions(-) --- base-commit: 6613476e225e090cc9aad49be7fa504e290dd33d change-id: 20240222-opp_support-19a0c53be1f4 Best regards, -- Krishna chaitanya chundru