Received: by 2002:a05:7208:3188:b0:7e:5202:c8b4 with SMTP id r8csp990906rbd; Fri, 23 Feb 2024 09:33:39 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWMeuqFFcrd3yOj9/vaqcJbC6wGGbJOJM4KeETSEUUx9GKC4goau/DElOnQWp4OOaPLoPuUo26i8uuh7ZiNyNlFkpSPQkrWS/lBwHO+Kw== X-Google-Smtp-Source: AGHT+IFaN97TtUxiUueB8X3b8FxG0xrCiDdCDPJCz2SEllout8pmNWhBnUGQvqAPHnwII/qoKF7j X-Received: by 2002:a05:6870:918c:b0:21e:82b0:1e3d with SMTP id b12-20020a056870918c00b0021e82b01e3dmr446953oaf.55.1708709619275; Fri, 23 Feb 2024 09:33:39 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708709619; cv=pass; d=google.com; s=arc-20160816; b=bMNXOyDYWm/MJDhIqXnkq1LZdDU28qpTlRSH7LzRhc9Jl0ZtrZLgMFxc7CZ+WB5ldW TlAduXPUSXfgyI/uldzQuGt/yHUmq7WdwNwvqh2cYjc+nAoCPHcomptbZqg7KJR67bnD ZVxvHYF9S9FLMt6VourF3ME2FNXOP/PLJLCjun5Du/3CX3w7XI0WRIUp/0t1WPtXDptu yNWhsFev5SYrD2OHqo9qB8rol3V2zoqY/Q3n63t5Gxd5zPO30DlenVHPvB46vmmTP3ob SStpPYBGdlvKfcVQNyZAGWS+dfLTiYVOKEJf0GfvOLzzZcOGqaCO4BECFPMDgQtmNmsl OsoQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=GW1FSjU166J1u31Q+do6d9ormlIph5J0Z4TiLZSL9fQ=; fh=2sHkELVqwfZo82OHZeWa4ACdUT8rhH0+n854lL1FOc0=; b=XdNrJv8/4vLtdKkHqTyzcxhsDToQm9g79g6n8OWa0M4buL6mZdrVX2d1bmLuIVQFcZ LIIsrhK5Y/oq2HBN5+CXqv4+jMAwXuoqGRbh3bdDNACe3zSAkkJ6JyVGs+aBAmqRE1/b oTKFtYPA/iGi2u+Hu7Kk4oEDGSDCT9HhzmbqJnVqaCDgE/h6xOs96O8rO1BRnk1aQYmk 3OD/b8A+jHtCWIizF1TnX9dMUd0En6nTWs5W5TSeL7DEjBBgCeMPLI+4U14Xa45icbSx DWEVXQrmv68zdu4AneHUN84P0mqQe0LypXNad+thoiH0Tdb3oSLj4f84gvd7o9zo6N/f OmHw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=scERPHKb; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-78855-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78855-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id hv1-20020a67e681000000b0047073798db9si1580860vsb.694.2024.02.23.09.33.39 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 09:33:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-78855-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=scERPHKb; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-78855-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78855-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 031301C2452A for ; Fri, 23 Feb 2024 17:33:39 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5D804140379; Fri, 23 Feb 2024 17:27:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="scERPHKb" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2570612BF0E for ; Fri, 23 Feb 2024 17:27:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708709276; cv=none; b=RW4XNnGCQfQVMqy/J1OeWet0e2PACfBimt9fGkUKyeeKmCD/fCcnN0h65yaiGzErSKz+Sfne0qxyUM1Nxrgn9O2HXcj5tzhzRHp4QFzPVmG5FAZIiJ6ysj/g7aeXs4F+IVwQDhjYXGW10KasCkBg7Tgl+D+6o8rCqJoXnYbSbEQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708709276; c=relaxed/simple; bh=SalObWM9FigCU2Fn7WR+PPhV8N178DvXnGJ19TAnF18=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=tAuIgUewDwbuQRS/IgPBqYO2FztrB3/xJAgf3ExVnKtss97ZkymcA4U+KZo4yM/NJ2FmLdXgJNaw2S7xBRlQhqCvlly2DbMuySFZP8wLXcr1LXiqiVccmZT+N3SU8LpZW2+B9G9xcyia2h6QxfbkmaMoOq1ExfjAGkWQnhZLvi8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=scERPHKb; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1708709276; x=1740245276; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=SalObWM9FigCU2Fn7WR+PPhV8N178DvXnGJ19TAnF18=; b=scERPHKbeWdFGLdbVo/82jz9/eq03yVpc54B+Rrk48NezoHaqjtCeYBd GVU0pMWXLs3FE/3gq66VeyXsqyFIrkn0pAaUePKBVWCt65WxSUsh5YrxZ 6s+5KG6e7N8E48L/7V6ysZCC6VPCdBFMe3sJWSeqiLXk3bDwdvWC45JZd DN2Eafp8XyCe5i9T1512ICJh3u29ZDq5jneO2AqEjNauxegy57hHtzKeX NCOA5pIxC9dht7VvXBx6uiJJV1Gpf9vaI+k+ym/dMfUE4JyYqQ1sUVwBJ 39EMr1L2jKlrQNXa2vOSoeCY4hUNr1ETF0gQ16o+JZHN5s+iAc11BM8IC Q==; X-CSE-ConnectionGUID: VJwSy7CGT9OoHBfoc7EWkg== X-CSE-MsgGUID: spaCYGWeRzWNJ6BVFSZzjA== X-IronPort-AV: E=Sophos;i="6.06,180,1705388400"; d="scan'208";a="247481514" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 23 Feb 2024 10:27:55 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Fri, 23 Feb 2024 10:27:31 -0700 Received: from che-lt-i67070.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Fri, 23 Feb 2024 10:27:28 -0700 From: Varshini Rajendran To: , , , , , CC: Claudiu Beznea Subject: [PATCH v4 20/39] ARM: at91: add support in SoC driver for new sam9x7 Date: Fri, 23 Feb 2024 22:57:22 +0530 Message-ID: <20240223172722.672592-1-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240223171342.669133-1-varshini.rajendran@microchip.com> References: <20240223171342.669133-1-varshini.rajendran@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Add support for SAM9X7 SoC in the SoC driver. Signed-off-by: Varshini Rajendran Reviewed-by: Claudiu Beznea --- Changes in v4: - Sorted the entries alphabetically as per comment from Claudiu - Updated EXID Note: Did not remove the Reviewed-by tag since the changes were only cosmetic and did not affect functionality --- drivers/soc/atmel/soc.c | 23 +++++++++++++++++++++++ drivers/soc/atmel/soc.h | 9 +++++++++ 2 files changed, 32 insertions(+) diff --git a/drivers/soc/atmel/soc.c b/drivers/soc/atmel/soc.c index cc9a3e107479..cae3452cbc60 100644 --- a/drivers/soc/atmel/soc.c +++ b/drivers/soc/atmel/soc.c @@ -101,6 +101,29 @@ static const struct at91_soc socs[] __initconst = { AT91_CIDR_VERSION_MASK, SAM9X60_D6K_EXID_MATCH, "sam9x60 8MiB SDRAM SiP", "sam9x60"), #endif +#ifdef CONFIG_SOC_SAM9X7 + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X72_EXID_MATCH, + "sam9x72", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X70_EXID_MATCH, + "sam9x70", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D1G_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 1Gb DDR3L SiP ", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D5M_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 512Mb DDR2 SiP", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D1M_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 128Mb DDR2 SiP", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D2G_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 2Gb DDR3L SiP", "sam9x7"), +#endif #ifdef CONFIG_SOC_SAMA5 AT91_SOC(SAMA5D2_CIDR_MATCH, AT91_CIDR_MATCH_MASK, AT91_CIDR_VERSION_MASK, SAMA5D21CU_EXID_MATCH, diff --git a/drivers/soc/atmel/soc.h b/drivers/soc/atmel/soc.h index 7a9f47ce85fb..fc4157c5f6e3 100644 --- a/drivers/soc/atmel/soc.h +++ b/drivers/soc/atmel/soc.h @@ -44,6 +44,7 @@ at91_soc_init(const struct at91_soc *socs); #define AT91SAM9X5_CIDR_MATCH 0x019a05a0 #define AT91SAM9N12_CIDR_MATCH 0x019a07a0 #define SAM9X60_CIDR_MATCH 0x019b35a0 +#define SAM9X7_CIDR_MATCH 0x09750020 #define SAMA7G5_CIDR_MATCH 0x00162100 #define AT91SAM9M11_EXID_MATCH 0x00000001 @@ -74,6 +75,14 @@ at91_soc_init(const struct at91_soc *socs); #define SAMA7G54_D2G_EXID_MATCH 0x00000020 #define SAMA7G54_D4G_EXID_MATCH 0x00000028 +#define SAM9X70_EXID_MATCH 0x00000005 +#define SAM9X72_EXID_MATCH 0x00000004 +#define SAM9X75_D1G_EXID_MATCH 0x00000018 +#define SAM9X75_D2G_EXID_MATCH 0x00000020 +#define SAM9X75_D1M_EXID_MATCH 0x00000003 +#define SAM9X75_D5M_EXID_MATCH 0x00000010 +#define SAM9X75_EXID_MATCH 0x00000000 + #define AT91SAM9XE128_CIDR_MATCH 0x329973a0 #define AT91SAM9XE256_CIDR_MATCH 0x329a93a0 #define AT91SAM9XE512_CIDR_MATCH 0x329aa3a0 -- 2.25.1