Received: by 2002:a05:7208:3188:b0:7e:5202:c8b4 with SMTP id r8csp992761rbd; Fri, 23 Feb 2024 09:37:06 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWQ0RmMN2k1pGpPpok1cgyIHNXAfYFS+0BzQoiNxm6HFHnUsOOcahD+tEwFEDqwFtMTyS3R3zgLbIorPgxUWYf7yC4uj0zi2aFhQyDwwg== X-Google-Smtp-Source: AGHT+IFlyVcid1t2i0oLIbQ46YbQ5a6VaUfgccqMyay5wZ+K594+AcgdNlmsKwLVe425A9ny2PmA X-Received: by 2002:a05:6214:27ce:b0:68f:67a9:a9fd with SMTP id ge14-20020a05621427ce00b0068f67a9a9fdmr673926qvb.31.1708709826042; Fri, 23 Feb 2024 09:37:06 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708709826; cv=pass; d=google.com; s=arc-20160816; b=RdCmNf9qAUmmSqkBQVay4dYnSkCRN2DT6daz359lWE/VDnNzsilpr1qpWg8+dsjVk4 LT71MJJn/N2Td7SWhBYxE5MBctP0HunYLIo1M7JvEdMyeSWw7IosUBV099bFo5iEfsIc mUMg0AoR0Z1jwASsFe/D35IIyvJp8nfsYqiB/XtF1iHYFN+FtwQV+uv0jGzH2VU7Z1kt y/vC7BMZpJSn/KrypRfCJofrY5q1I0mvJ9q9Ln2a1Delz06TG0ZnSwMWTGH59TP4988P yK74ndBaEPFu53KixcBiPYX99bev7RgBq0w7iTUpYaAoFy43+jxoTDJybacVs+jF9xBK d4lw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=IaPQgrxgVXwxAvnYWErZI7D5fBvsz6/YG3id0YnSMi4=; fh=zh6E5ZTCJOdOoU4l9vLjM+qWK/+xrLsspfN6mr1FSGY=; b=TywOXskfvBl/83BpzFZI8RF7bIkWpNkuGe+KIUPSQ7zjDjKmWO9BqLDSPpWGDykiT0 Pt9aK15GEYocasdI7T+A1AY76BXjVsIV+/WkCQMaxW1kDHmNItV3tQjxEvRBspgQHDy/ a3FJDUpcBe02gD8EzB7MbcBkYED0D8LiHKsfx7NolOVw/WnKIzUpJKpBrhpLmzEgMpK1 mcTrhGXRWaBDmUvsaeCDpQqgaw9xQnOJ9EGIuHpSnBUQNxmxvDrNVovwgueFK+qzgD81 z3v6ayw0rRPUB9JsyyMZR+ThC36TZ/QHAFulrAYVa1G+leZTi9yHFz3k1noDaECOfcGo UfMw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=cUiKWfYJ; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-78870-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78870-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id i18-20020ad44112000000b0068fcfc7c8a2si2182250qvp.382.2024.02.23.09.37.05 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 09:37:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-78870-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=cUiKWfYJ; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-78870-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78870-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id C3A251C20B75 for ; Fri, 23 Feb 2024 17:37:05 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id F2F171448ED; Fri, 23 Feb 2024 17:31:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="cUiKWfYJ" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C07C41E503 for ; Fri, 23 Feb 2024 17:31:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708709462; cv=none; b=dhF7PcbM7alzwVysdQOsVatuaSjJYuIFDH6WWAwv6GNjN3fLM6KOD06ja/78svIOqAQrFq/COg/sylUhpjeeg/al3xOSkDbmHKbA6upHU+jHELl+Us6HQ9L5D3KOIUh/XxdU/hXPlW2Et6WbCqxt680et9eKoEHv7N4WAl7+/oQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708709462; c=relaxed/simple; bh=t9dKh9T4aJJEvoGpdURGgQeg5Pzq3ZcMhMvCMwkgFxs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Evv1Fx6OE9zxNcB6xV9wrdLXyHSNYd3WYGnBab6pTqSiEimAZPZqr3Cvqne0djxJGS4FxFWZ4Hm7Mvcn1AUtIXwUrK0eYl2jX2BuUqIoihSglTZryjCosFezp0ZftxqrfSrORRDP9Fm5HpC3FH21XVFP3jwTaAoid5NmTVR0GHY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=cUiKWfYJ; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1708709460; x=1740245460; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=t9dKh9T4aJJEvoGpdURGgQeg5Pzq3ZcMhMvCMwkgFxs=; b=cUiKWfYJZdwJ7yGDX4FW/4Tp+GA+zJarBdvrp6CkQaxaYLjwZHhHrqIc q4vifjZ2Z64sNyJZuadZVbmDLUPcCNUB53xJtspnqqNTW4Ha6+h2P9OR/ tbuaVLgoGdAyKQNXEgk201xVHShL+9XTsrFTbVJKHYGBIeRtxJ3/qBdGZ 8OVYm14d7HoalyGPF4PhjxPI4etyp0mdB2VOlcQLfl6H85RV+nh6pD1E4 qrMMefBMNjeAAI3W7WbI3Giyx2tq49165yY+Dn4iLMQWMHwa2tiznIFgy BQtBkv4Y88JyXLJz/AekBLldRVgQOFkQiaLSAtaU/uRe0vZfnHEhOGiem Q==; X-CSE-ConnectionGUID: iWPxecE1SSGsHJTwRfxMTQ== X-CSE-MsgGUID: 5fd07XWQSYm5Sx0H3/bC/A== X-IronPort-AV: E=Sophos;i="6.06,180,1705388400"; d="scan'208";a="16734799" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 23 Feb 2024 10:31:00 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Fri, 23 Feb 2024 10:30:42 -0700 Received: from che-lt-i67070.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Fri, 23 Feb 2024 10:30:39 -0700 From: Varshini Rajendran To: , , , , , CC: Subject: [PATCH v4 35/39] ARM: at91: Kconfig: add config flag for SAM9X7 SoC Date: Fri, 23 Feb 2024 23:00:35 +0530 Message-ID: <20240223173035.673386-1-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240223171342.669133-1-varshini.rajendran@microchip.com> References: <20240223171342.669133-1-varshini.rajendran@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Add config flag for sam9x7 SoC. Signed-off-by: Varshini Rajendran Reviewed-by: Claudiu Beznea --- Changes in v4: - Updated Reviewed-by tag --- arch/arm/mach-at91/Kconfig | 23 ++++++++++++++++++++--- 1 file changed, 20 insertions(+), 3 deletions(-) diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig index a8c022b4c053..49d38a3a47de 100644 --- a/arch/arm/mach-at91/Kconfig +++ b/arch/arm/mach-at91/Kconfig @@ -141,11 +141,28 @@ config SOC_SAM9X60 help Select this if you are using Microchip's SAM9X60 SoC +config SOC_SAM9X7 + bool "SAM9X7" + depends on ARCH_MULTI_V5 + select ATMEL_AIC5_IRQ + select ATMEL_PM if PM + select ATMEL_SDRAMC + select CPU_ARM926T + select HAVE_AT91_USB_CLK + select HAVE_AT91_GENERATED_CLK + select HAVE_AT91_SAM9X60_PLL + select MEMORY + select PINCTRL_AT91 + select SOC_SAM_V4_V5 + select SRAM if PM + help + Select this if you are using Microchip's SAM9X7 SoC + comment "Clocksource driver selection" config ATMEL_CLOCKSOURCE_PIT bool "Periodic Interval Timer (PIT) support" - depends on SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAMA5 + depends on SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAM9X7 || SOC_SAMA5 default SOC_AT91SAM9 || SOC_SAMA5 select ATMEL_PIT help @@ -155,7 +172,7 @@ config ATMEL_CLOCKSOURCE_PIT config ATMEL_CLOCKSOURCE_TCB bool "Timer Counter Blocks (TCB) support" - default SOC_AT91RM9200 || SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAMA5 + default SOC_AT91RM9200 || SOC_AT91SAM9 || SOC_SAM9X60 || SOC_SAM9X7 || SOC_SAMA5 select ATMEL_TCB_CLKSRC help Select this to get a high precision clocksource based on a @@ -166,7 +183,7 @@ config ATMEL_CLOCKSOURCE_TCB config MICROCHIP_CLOCKSOURCE_PIT64B bool "64-bit Periodic Interval Timer (PIT64B) support" - default SOC_SAM9X60 || SOC_SAMA7 + default SOC_SAM9X60 || SOC_SAM9X7 || SOC_SAMA7 select MICROCHIP_PIT64B help Select this to get a high resolution clockevent (SAM9X60) or -- 2.25.1