Received-SPF: pass (google.com: domain of linux-kernel+bounces-80577-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Thomas Gleixner <tglx@linutronix.de>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>
Cc: Ley Foon Tan <leyfoon.tan@starfivetech.com>,
	Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: [PATCH v4 0/2] Add JH8100 external interrupt controller support
Date: Sun, 25 Feb 2024 21:50:23 -0800
Message-Id: <20240226055025.1669223-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?hLFhtELmrjhysrm6MEbw6TbCQljYvrRni4aGwnWszT6UJAqX0lrTa79X5oUJ?=
 =?us-ascii?Q?kd4lYvXx3UZBUHWRnVdEhr37aT6rc861OKKgl2OwWxHrctUnsnFW2nOANjfy?=
 =?us-ascii?Q?pNmMjZndVAsJPdYQSLWCLs1MRmTjCkTZGJ/WW+Al4n653gS9GRFQRLFijOv+?=
 =?us-ascii?Q?bOsyJZlaGo3+4LO7pNY1p+jnL1itTgjdAE6xwDgxnsXybHCoDZ2cXFYWgQoa?=
 =?us-ascii?Q?LlPlOmvQHG1ZV8cU3SEJrh7iWdTtBYjImtySk8wIWoFOiRJiljyj0qH7bU31?=
 =?us-ascii?Q?ivE1wApp6yHsYFt1XMdZYA/WI1BZZB+i0DFHyRSTwXl6DuM/7zKK/ORc0wFc?=
 =?us-ascii?Q?0uZdmy4/XmF18vDrgSKs/Fp+jFVS9LI1fo61YBh0Q76Nbho6NVd1Yxy9x7A4?=
 =?us-ascii?Q?3UB4buc6wlHsIANgFQx+DKoSs6HKr8Nybkfe979/w6HHczqRpACVjC23Msx8?=
 =?us-ascii?Q?sDUEy6I3KrEtoyuFVIwroV/EFiEaG4APQ2f5oUcl/8LKsSiJjfze+8r9A/lj?=
 =?us-ascii?Q?2gj5f5HPAbZQvk9BCwEm2QRX/69y4p9UTB8Ch2hggLC44U1o0X7WjFOqk/dJ?=
 =?us-ascii?Q?9pRzyMT1SDO19ifv780Quq/OP1nQNDCrp1rz9bqBYuHqUAPu5HnbXERKjyuX?=
 =?us-ascii?Q?lXBRFaMw9zthFn6P6/+o5hnCzCGRTEOn9PSnrgiJhsqdyLSC6JNOLmxXKFtC?=
 =?us-ascii?Q?mHhKKryEX3qOgetTbvGWvRAJ3MDWpAkw642wQx4/nU4tXmnOuhOe7NEJ+ACu?=
 =?us-ascii?Q?ueYM7zegjQz/o8eBeUZnt6ijcVV0ByWJfSQWAw6EqLTpmjsHmwrC/sDGiZOR?=
 =?us-ascii?Q?gOFfjFJFUPMLxDelIvZcpsoZuvCWZE2dkRelN5SJ5vsrsr/Gx0zvCP0NIEmu?=
 =?us-ascii?Q?cw8bJ0e7GTFjFhBxRpFPlWNkbjmFDmSSt6Quyo0PrjXvWtNe2wk9EbuBv9Md?=
 =?us-ascii?Q?j2UDAZl8jxt4Wen4f8aC9Is26cH+Z5SrETzHdL98qdT0EKDsKvh9THnwONoS?=
 =?us-ascii?Q?6qMBGbBD0j/1noO3GahrLxIx9yn1YBNNpxt9HHHhJ87Z9lEC2k6laUBY/Dn0?=
 =?us-ascii?Q?j/iJWkfJhUEfyoCqEueRq/NpqOM8cxLw5e0p/KvQ1zbf9KS21Vx9RAP1G4kJ?=
 =?us-ascii?Q?GHTyr60GJKxIHsoVVHusUVt1Nit7y2SkrerXK1Wci+r13tlituw7kEIT0LwN?=
 =?us-ascii?Q?19Iw3hvh8peO1WPE/TFM50yLdx1ulUiWKx7VDrUvIC2ZWYR7ZS2gjt1CsWav?=
 =?us-ascii?Q?yalTMhy7jPS3Y9oTZzGcTEKFBHmmjEPI4Ag3WwVdG6zLZDuNWPrHgMaEnIW5?=
 =?us-ascii?Q?QZoFVk8XpbwtwUhc/TRoXU+BcRXSCJssJ4ptYAbXB1tvGnUmVcCEmOa5Wuvr?=
 =?us-ascii?Q?U4nLIb0ysdT8KVpaxtJZ1gXNcRbXGGI/vq5O2N5uir92RWRx7IHmCwUSglk+?=
 =?us-ascii?Q?zll1Q4Lce2ZD8gCZDYnHZlp0Q4jOZuyyExzNyKgAYZsvj3qvMiamDMFnqy9M?=
 =?us-ascii?Q?1CZqjYnx8hJZ3WxnFKKfnA/k3pkN4GBcxB2/n36Tl2ByeIVunNlwBZgrx4RW?=
 =?us-ascii?Q?XZTCiam2KliIWoTNOzK4vqVJSFESZ2/13hjV+XDOJSfq/PK5VNm9BKoBfVc9?=
 =?us-ascii?Q?VeW44YJuxXnGwzslunMgPcI=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 48ef64b8-860e-46b6-be76-08dc368ed8c9
X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0671.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Feb 2024 05:50:33.1452
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: hHod81AiHUng3QpyIxHUTSi2wxtBsgpBWu1OBFmg2JwNAS4qzvRlc9N09G8cSODC3iXLw9vTBnJQygaJq+SgFrEIS6oV6cubnyzSoWO94EuZASddnryeLal6fnHzTOpA
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0671

This patchset adds external interrupt controller driver for the StarFive
JH81000 SoC. It can be used to handle high-level input interrupt signals.
It also send the output interrupt signal to RISC-V PLIC.

changes since v3:
- Replaced "raw_spin_lock_irqsave" with "raw_spin_lock"
- Replaced "raw_spin_unlock_irqsave" with "raw_spin_unlock"
- Replaced "clear_bit" with "__clear_bit"

v3: https://lore.kernel.org/all/20240221022647.5297-1-changhuang.liang@starfivetech.com/

changes since v2:
- Rebased on tag v6.8-rc4.
- Added raw_spinlock_t
- Added irq_domain_remove free domain
- Updated struct declarations and initializers
- Updated variable declarations
- Dropped store clk in struct starfive_irq_chip
- Replaced "starfive_intc_mod" with "starfive_intc_bit_set&starfive_intc_bit_clear"
- Replaced "struct irq_domain *root_domain" with "struct irq_domain *domain"
- Added reset_control_assert&clk_disable_unprepare helper functions to error recover

v2: https://lore.kernel.org/all/20240130055843.216342-1-changhuang.liang@starfivetech.com/

changes since v1:
- Rebased on tag v6.8-rc1.
- Dropped store reset_contorl.
- Replaced "of_reset_control_get_by_index" with of_reset_control_get_exclusive
- Printed the error code via %pe

v1: https://lore.kernel.org/all/20240111023201.6187-1-changhuang.liang@starfivetech.com/


Changhuang Liang (2):
  dt-bindings: interrupt-controller: Add starfive,jh8100-intc
  irqchip: Add StarFive external interrupt controller

 .../starfive,jh8100-intc.yaml                 |  61 ++++++
 MAINTAINERS                                   |   6 +
 drivers/irqchip/Kconfig                       |  11 +
 drivers/irqchip/Makefile                      |   1 +
 drivers/irqchip/irq-starfive-jh8100-intc.c    | 207 ++++++++++++++++++
 5 files changed, 286 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
 create mode 100644 drivers/irqchip/irq-starfive-jh8100-intc.c

--
2.25.1