Received: by 2002:a05:7208:9594:b0:7e:5202:c8b4 with SMTP id gs20csp1565131rbb; Mon, 26 Feb 2024 13:37:43 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWpvE+EhwvUC7uQImT4a+nts5e90xoTBT1l3+8vwA8bEmmsXzGU/U7+50IvrGYhnhEgsRlCFz1wSGYR1nwv/ufZVX+yJ+2CM7nMtGTyRw== X-Google-Smtp-Source: AGHT+IEGgOjHDLfdsgMSZZpTniXm4+8EEf0CW/dW5BzbxWD9PJfWqkLjFgmqj+ZK3ipXTouQvHuX X-Received: by 2002:a05:6a00:300f:b0:6e5:33c3:6c29 with SMTP id ay15-20020a056a00300f00b006e533c36c29mr3583904pfb.2.1708983463544; Mon, 26 Feb 2024 13:37:43 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708983463; cv=pass; d=google.com; s=arc-20160816; b=oqBj4o1mVIDo8upJzHAD45YMyPHskovJBjGA4yuM7d7fTnuq506X7HYB7CJQJ+ZrMd 05n+3vvOtAAYs/wJSZgoDWIQ3+QyGrv/UtIhUCxZvWWSPFegZFZjQW/q7smKNel03Zcx YpCm8VifTGsBi6+LgO9/4i4q9/7E5JhofZ2SMjbe0M7GHqwvgEmRnRbn67bEbAdOxqbK 1DLc82agHepJ4I4D5S11YUnqq4jWi7PhGvinUDFTUhuGfsncNHgftUGMHigHciQ5rE6U lEgdEXTn3BPNFRSa+gxhuekDWdm3xcxcJQx0Qnyzs8FhLyilN+qC1vqKgVqBbo3TJ6bD KG1g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=OSTWp44jheoa+xWT8hPngVRc04ZAp2z+qsvzZU/7mDA=; fh=S0gLadAjX344e8j9HimKWOinW8bOSeUJ6XnorMn7+Ig=; b=JypszlyfYEboksbvBI3dh5wI2yO+UxP5COyJzv9T+0o11E/YDxxvbiRP/v7t2wh3wy T20xOkvU1x8BspIp20C+mF/I+PvwmdOdNZKCFYK5jB+xFYyCiw+EpxzrAAuiGps8664Z KDIjbYdD6yOW+q7PEIjNrF9mBO0ZJOEAYl2dz75W5yx8bxKjhplv7FqM0xdGvPMYd86m 7kJFn4IZ6hx3BDO9B4Ugs142j66Lx2cJzevccXiQ3H2/0wrurq7tAkfnXezfU8nL5CHO r4Dw5ForVo0ZHRjYvT3mSp+sr1MXdqqc+n/gqzzuDc/MjcguPB3afYUATFa2OplmLIZx xUGw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=CpP7hZZZ; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-82348-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-82348-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id bt19-20020a056a00439300b006e507e5182dsi3250464pfb.155.2024.02.26.13.37.43 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Feb 2024 13:37:43 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-82348-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=CpP7hZZZ; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-82348-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-82348-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id E527EB2342C for ; Mon, 26 Feb 2024 21:31:02 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2C6CD131E21; Mon, 26 Feb 2024 21:30:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="CpP7hZZZ" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4FB012F593; Mon, 26 Feb 2024 21:30:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708983054; cv=none; b=d9FkC1Y3B+lmAAXGTBwJEgmfKDH7e87ILsbrJ0TFpnZuKSxrn9iE203U6ZR0xCZotxcVKQzFicqQOvTsH0v2g6FOcOo8lA6zQY8HkKoxgURHU4x5zv4SYXqv3vpiibFWUNx1JOSKheMISTzOEkxypuWQWxrq9MSLtQULV7DG0vI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708983054; c=relaxed/simple; bh=4z9YzOHqKFwX/Cwi4Ht3BEfESVPN70giIcMk26t7t5U=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=MF4lNgcvzPqahENVZ4r3z0wuGWDV11354sF9ZGv6y+nmCXlPAVK2QxibHChUqxT8x3yMkCIfYRC8bcBoUwfEKaoY+yvoWk1aqa1lrx5JomcnpjNgT+NLCY1KiifyrIYBIBHqmUxoiYE5Hxp4WXKBSoUlGUOQcWNtxsziHnL8MLM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=CpP7hZZZ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41QKwsYa019642; Mon, 26 Feb 2024 21:30:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=OSTWp44jheoa+xWT8hPngVRc04ZAp2z+qsvzZU/7mDA=; b=Cp P7hZZZmWZMa815xpw+50oPvnQcfPVQsAMO8cyVR6VpAUp1tJBQhHMQsjU4e21T1t pQIRNDGKIT0Fp7k5i3Ovzz4WrgHAQpSyD+gsENjgg+HyGBRbM0e15ddOhpofIOwQ vXSmDQUp4DBBPHlMHAk8QdO9wgur/MPAf4qStJEjnxeaHJms8W8uwZAiCA6V9RhY Qzpnu7+3fRUs0h19SWPKCW5alFWLL25iVdX8tbPdZY/J4I3AahXQ4v4KLBydjrrq mg0JpWaZG0LYQuTn+mKFQIubkPFR/gFwpLZfCpJ1F+m5J67HQoFvwzv3+kfRt+9P YikV4yW/iXNmyDFuQN9g== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3wgkxmj579-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 26 Feb 2024 21:30:39 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41QLUd6b020034 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 26 Feb 2024 21:30:39 GMT Received: from [10.71.111.207] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Mon, 26 Feb 2024 13:30:38 -0800 Message-ID: <192173ee-4e38-409e-ba59-0658d3d9c8c5@quicinc.com> Date: Mon, 26 Feb 2024 13:30:38 -0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 3/3] drm/panel: simple: add CMT430B19N00 LCD panel support Content-Language: en-US To: =?UTF-8?B?SsOpcsOpbWllIERhdXRoZXJpYmVz?= , Neil Armstrong , Sam Ravnborg , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding CC: , , , Thomas Petazzoni , Yen-Mei Goh References: <20240223134517.728568-1-jeremie.dautheribes@bootlin.com> <20240223134517.728568-4-jeremie.dautheribes@bootlin.com> From: Jessica Zhang In-Reply-To: <20240223134517.728568-4-jeremie.dautheribes@bootlin.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: wv-O8GxRmI9WbcAdf98Aerc4acGB1-LI X-Proofpoint-ORIG-GUID: wv-O8GxRmI9WbcAdf98Aerc4acGB1-LI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-26_11,2024-02-26_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 phishscore=0 malwarescore=0 mlxlogscore=999 impostorscore=0 suspectscore=0 clxscore=1011 priorityscore=1501 mlxscore=0 lowpriorityscore=0 adultscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000 definitions=main-2402260165 On 2/23/2024 5:45 AM, Jérémie Dautheribes wrote: > Add support for Crystal Clear Technology CMT430B19N00 4.3" 480x272 > TFT-LCD panel. > > Signed-off-by: Jérémie Dautheribes Hi Jérémie, Reviewed-by: Jessica Zhang Thanks, Jessica Zhang > --- > drivers/gpu/drm/panel/panel-simple.c | 29 ++++++++++++++++++++++++++++ > 1 file changed, 29 insertions(+) > > diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c > index 20e3df1c59d4..b940220f56e2 100644 > --- a/drivers/gpu/drm/panel/panel-simple.c > +++ b/drivers/gpu/drm/panel/panel-simple.c > @@ -1457,6 +1457,32 @@ static const struct panel_desc boe_hv070wsa = { > .connector_type = DRM_MODE_CONNECTOR_LVDS, > }; > > +static const struct drm_display_mode cct_cmt430b19n00_mode = { > + .clock = 9000, > + .hdisplay = 480, > + .hsync_start = 480 + 43, > + .hsync_end = 480 + 43 + 8, > + .htotal = 480 + 43 + 8 + 4, > + .vdisplay = 272, > + .vsync_start = 272 + 12, > + .vsync_end = 272 + 12 + 8, > + .vtotal = 272 + 12 + 8 + 4, > + .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC, > +}; > + > +static const struct panel_desc cct_cmt430b19n00 = { > + .modes = &cct_cmt430b19n00_mode, > + .num_modes = 1, > + .bpc = 8, > + .size = { > + .width = 95, > + .height = 53, > + }, > + .bus_format = MEDIA_BUS_FMT_RGB888_1X24, > + .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE, > + .connector_type = DRM_MODE_CONNECTOR_DPI, > +}; > + > static const struct drm_display_mode cdtech_s043wq26h_ct7_mode = { > .clock = 9000, > .hdisplay = 480, > @@ -4402,6 +4428,9 @@ static const struct of_device_id platform_of_match[] = { > }, { > .compatible = "boe,hv070wsa-100", > .data = &boe_hv070wsa > + }, { > + .compatible = "cct,cmt430b19n00", > + .data = &cct_cmt430b19n00, > }, { > .compatible = "cdtech,s043wq26h-ct7", > .data = &cdtech_s043wq26h_ct7, > -- > 2.34.1 >