Received-SPF: pass (google.com: domain of linux-kernel+bounces-83743-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Date: Tue, 27 Feb 2024 12:38:52 -0500
From: Frank Li <Frank.li@nxp.com>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Cc: Jingoo Han <jingoohan1@gmail.com>,
	Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
	Lorenzo Pieralisi <lpieralisi@kernel.org>,
	Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= <kw@linux.com>,
	Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,
	Marek Vasut <marek.vasut+renesas@gmail.com>,
	Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>,
	Kishon Vijay Abraham I <kishon@kernel.org>,
	Serge Semin <fancer.lancer@gmail.com>, linux-pci@vger.kernel.org,
	linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
	linux-arm-msm@vger.kernel.org, mhi@lists.linux.dev,
	Siddharth Vadapalli <s-vadapalli@ti.com>
Subject: Re: [PATCH v3 3/5] PCI: dwc: Pass the eDMA mapping format flag
 directly from glue drivers
Message-ID: <Zd4eLBXscaV1WkbV@lizhi-Precision-Tower-5810>
References: <20240226-dw-hdma-v3-0-cfcb8171fc24@linaro.org>
 <20240226-dw-hdma-v3-3-cfcb8171fc24@linaro.org>
 <Zdy8lVU6r+JO6OSJ@lizhi-Precision-Tower-5810>
 <20240227074533.GH2587@thinkpad>
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <20240227074533.GH2587@thinkpad>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?ZW82bkNQYk84bUFGMU5YVEtCREp6UGQ2S1dvM2phL3RDWjdBRkRGYWpSVGIw?=
 =?utf-8?B?TjlybFFZTmFTTkVKV1FldW8vRitBU3A3TzlPNzRWWk5FODVtQkdPbEhjL29S?=
 =?utf-8?B?VndHUXQxdEtaWkhhODJxY21Id0lkbnRKb1p4UmoreHZodnNudytLQUFOeVl2?=
 =?utf-8?B?STlpY1FPd0xsR0dvUlNpMUFrL090bzNxK00zVlNmSXlJM2lRcCtBRi9kc0hR?=
 =?utf-8?B?Y3VMcXU1ZkQranM0RGFrTUZpbUZWU1RSY3ZUcktMc0hieE9GK1BieUNRajdx?=
 =?utf-8?B?dlM4ZEVRVjdqZDhqM1dmK1dibGIxWnRPWXpDczkxbWdWQUl3WERDd0xsTXVy?=
 =?utf-8?B?WU8vaGg2b21scGg1ZTRWT0R3NU1uNytnMG5aME1lK0hlYkdPN1ZhT241QU5k?=
 =?utf-8?B?dzhjQW1UWGdPd1JIdXRhT0tJcDRuUUpEZ2Jrd1hSWEFjdk94Z1pnL3l4NTRM?=
 =?utf-8?B?RVhoejIxWkxiVE02dkFWa3JDRlFQZC9RZ01XanNFdWJyZFgwZ3NnK3gyYitk?=
 =?utf-8?B?K3FrakRONmNQejRYT1JyRkJFa3dpa0xnOG4zc1RlK29rekNvNjAxTXdqaWtM?=
 =?utf-8?B?SGtaY2dHYTlmdTZHVnlETFBjb3JvQjlHUVErYnhjSGFoMnlaUTIxWkcxeWJk?=
 =?utf-8?B?ZUJFYVNwV2lXSGMrelRHS1VRdlBIdFpTY3BxUUVCZWwreE1TeE92NEVQSWRr?=
 =?utf-8?B?OHcvYzhaeWdGN0d6WndYVjRSVis5cWt3VTJ6SnkxR1pKNHVrZXpDaXN2bWgr?=
 =?utf-8?B?aWtweXRoZEl4MzgxR08zYkgvM1ErSENIV1IzOWRsL0xoSGZWOTF5VWtLR0dD?=
 =?utf-8?B?U25TdElKMnhwY1RHNHljYTNCUlFya2Zxd2JjaFphNHVQVHNYN0ZTMDdqT0ZL?=
 =?utf-8?B?UktETXIzRU1abXNyekdiaEExNFBLdlhBWDFJaWpNaXJZejNhSnhyemdwOVpo?=
 =?utf-8?B?NnhsWVI0RDlZRGI5NS9QNU9kS1Q5N3luVjlhMUJ4Mzd2SW9aQ0wxK3hiay92?=
 =?utf-8?B?WXdnWE5TOWxqTmI5S3hGdzBDc2xzKzFWT3Rtb1N0SU9JZEZvNUVPL2h0MFMx?=
 =?utf-8?B?Njd6NWN3dUc5dnpnS1phWnZjcXZKSzNPNEM5ZWpuK28wTi9saTFxYU5ZSnJu?=
 =?utf-8?B?Y0xSNml5dVM2N2RrTXZIZU9oK3RBVXMwVW8wa0ZlY0M4anBqbFZ3WE9RZmxw?=
 =?utf-8?B?K2tyMkZpZ0tDa2o5c3duOWpXQU5pSnRzaVhSRTBtVEV0SnloZlo1ZjZpQS9u?=
 =?utf-8?B?cisxbFlzQThzZTJjSCt3Z2JwVjRBclZ3b2wrNDFCSEkvV0hlREVDeHRyK1Bx?=
 =?utf-8?B?Ump6VDdHWCtsRzV0cE4rZGZVR1JVSjF2WnZoMEU3alJQeVJIMHJZaWNYeFVD?=
 =?utf-8?B?QSswQ3kzZWRXVkVaYkNvc1hZbzl1aythaHFodEhJVzd3QWNuUWlJQ3g1OEN0?=
 =?utf-8?B?V1RBU1FRQmFEVUNOWEcrV3FIRWp4TkZHRTVLbVlybXNPU1hFZCt6VWtQell0?=
 =?utf-8?B?SU5XSGZLbE1HWXZja3IwbWFoOWpHTlVrQzB1eXBEaU8vT1hBL3o0ZlVZUU5m?=
 =?utf-8?B?MnhXUzNUMzV4NG5uUlF4S1RrVnFmQ0l0eEEzLy83UEVPYnpTRWgvcmVxa2hI?=
 =?utf-8?B?LzhkZXFlbmVpS1VwN29GUTQ4dTYzbHNueWVnTjVpbmNRRGlONmZaR2o0SkpM?=
 =?utf-8?B?a1lvMUowMnZmNVBCUnhYdlNhQlNGYmw0OW9UR3dvWEUrWGVWZFZlTm9GMXRl?=
 =?utf-8?B?VzhMdUtxTFRsS00zVytkc0JQTW16Ly9XZGx2RkZ1NVZQeG9TR0ZGY2JUUHpr?=
 =?utf-8?B?YmhUVFVYYlAyQk0wWERmc1RwNWtUTVBaZEZTc2hNelBKM2xDeTNIbDRPNE1i?=
 =?utf-8?B?dkZFTnBsNkJHMUZrSm00RVdJbTAwYUR4c0p3L0Fvdzlwb1JQOW9GWG5GZnpp?=
 =?utf-8?B?TllZM0hmUWVaMDY2anVBUnhVNU1VS3EvKzhXbEJXWklTSTdmMXh5Y00vNGQ3?=
 =?utf-8?B?V3B3bVhHeVBGRmpSVUMzbk05TEI4RVRGTHVVclN5MVI4Y3ZhQVlMa2RlckJt?=
 =?utf-8?B?ZkZhVjFEcThvZDBKQzlSRUc5cDZYZ3M2eHRwYXNjdVVyNXltVnhSTnNPVWtW?=
 =?utf-8?Q?LMvQ9JgAxhm/L+yNl/PDIyL96?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c0869dcb-5ae4-48c2-a44f-08dc37bafbdb
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Feb 2024 17:39:00.9632
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: h71/rqnC+xSjYz2GcEuSb43lYWiAKJSQsM298C3fmCmKfkxR4NnKIIn5TAAgPoK3HkIM6AjH2PeJN9qhTpN1CA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9631

On Tue, Feb 27, 2024 at 01:15:33PM +0530, Manivannan Sadhasivam wrote:
> On Mon, Feb 26, 2024 at 11:30:13AM -0500, Frank Li wrote:
> > On Mon, Feb 26, 2024 at 05:07:28PM +0530, Manivannan Sadhasivam wrote:
> > > Instead of maintaining a separate capability for glue drivers that cannot
> > > support auto detection of the eDMA mapping format, let's pass the mapping
> > > format directly from them.
> > 
> > Sorry, what's mapping? is it register address layout?
> > 
> 
> Memory map containing the register layout for iATU, DMA etc...

the world 'map' is too general. can you use 'register map' at least at one
place? There are bunch 'map' related DMA, such iommu map, stream id map, 
memory page map. The reader need go though whole thread to figure out it is
register map. 

Frank 
 
> 
> - Mani
> 
> > Frank
> > 
> > > 
> > > This will simplify the code and also allow adding HDMA support that also
> > > doesn't support auto detection of mapping format.
> > > 
> > > Suggested-by: Serge Semin <fancer.lancer@gmail.com>
> > > Reviewed-by: Siddharth Vadapalli <s-vadapalli@ti.com>
> > > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> > > ---
> > >  drivers/pci/controller/dwc/pcie-designware.c | 16 +++++++++-------
> > >  drivers/pci/controller/dwc/pcie-designware.h |  5 ++---
> > >  drivers/pci/controller/dwc/pcie-rcar-gen4.c  |  2 +-
> > >  3 files changed, 12 insertions(+), 11 deletions(-)
> > > 
> > > diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
> > > index ce273c3c5421..3e90b9947a13 100644
> > > --- a/drivers/pci/controller/dwc/pcie-designware.c
> > > +++ b/drivers/pci/controller/dwc/pcie-designware.c
> > > @@ -894,18 +894,20 @@ static int dw_pcie_edma_find_mf(struct dw_pcie *pci)
> > >  {
> > >  	u32 val;
> > >  
> > > +	/*
> > > +	 * Bail out finding the mapping format if it is already set by the glue
> > > +	 * driver. Also ensure that the edma.reg_base is pointing to a valid
> > > +	 * memory region.
> > > +	 */
> > > +	if (pci->edma.mf != EDMA_MF_EDMA_LEGACY)
> > > +		return pci->edma.reg_base ? 0 : -ENODEV;
> > > +
> > >  	/*
> > >  	 * Indirect eDMA CSRs access has been completely removed since v5.40a
> > >  	 * thus no space is now reserved for the eDMA channels viewport and
> > >  	 * former DMA CTRL register is no longer fixed to FFs.
> > > -	 *
> > > -	 * Note that Renesas R-Car S4-8's PCIe controllers for unknown reason
> > > -	 * have zeros in the eDMA CTRL register even though the HW-manual
> > > -	 * explicitly states there must FFs if the unrolled mapping is enabled.
> > > -	 * For such cases the low-level drivers are supposed to manually
> > > -	 * activate the unrolled mapping to bypass the auto-detection procedure.
> > >  	 */
> > > -	if (dw_pcie_ver_is_ge(pci, 540A) || dw_pcie_cap_is(pci, EDMA_UNROLL))
> > > +	if (dw_pcie_ver_is_ge(pci, 540A))
> > >  		val = 0xFFFFFFFF;
> > >  	else
> > >  		val = dw_pcie_readl_dbi(pci, PCIE_DMA_VIEWPORT_BASE + PCIE_DMA_CTRL);
> > > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
> > > index 26dae4837462..995805279021 100644
> > > --- a/drivers/pci/controller/dwc/pcie-designware.h
> > > +++ b/drivers/pci/controller/dwc/pcie-designware.h
> > > @@ -51,9 +51,8 @@
> > >  
> > >  /* DWC PCIe controller capabilities */
> > >  #define DW_PCIE_CAP_REQ_RES		0
> > > -#define DW_PCIE_CAP_EDMA_UNROLL		1
> > > -#define DW_PCIE_CAP_IATU_UNROLL		2
> > > -#define DW_PCIE_CAP_CDM_CHECK		3
> > > +#define DW_PCIE_CAP_IATU_UNROLL		1
> > > +#define DW_PCIE_CAP_CDM_CHECK		2
> > >  
> > >  #define dw_pcie_cap_is(_pci, _cap) \
> > >  	test_bit(DW_PCIE_CAP_ ## _cap, &(_pci)->caps)
> > > diff --git a/drivers/pci/controller/dwc/pcie-rcar-gen4.c b/drivers/pci/controller/dwc/pcie-rcar-gen4.c
> > > index e9166619b1f9..3c535ef5ea91 100644
> > > --- a/drivers/pci/controller/dwc/pcie-rcar-gen4.c
> > > +++ b/drivers/pci/controller/dwc/pcie-rcar-gen4.c
> > > @@ -255,7 +255,7 @@ static struct rcar_gen4_pcie *rcar_gen4_pcie_alloc(struct platform_device *pdev)
> > >  	rcar->dw.ops = &dw_pcie_ops;
> > >  	rcar->dw.dev = dev;
> > >  	rcar->pdev = pdev;
> > > -	dw_pcie_cap_set(&rcar->dw, EDMA_UNROLL);
> > > +	rcar->dw.edma.mf = EDMA_MF_EDMA_UNROLL;
> > >  	dw_pcie_cap_set(&rcar->dw, REQ_RES);
> > >  	platform_set_drvdata(pdev, rcar);
> > >  
> > > 
> > > -- 
> > > 2.25.1
> > > 
> 
> -- 
> மணிவண்ணன் சதாசிவம்