Received-SPF: pass (google.com: domain of linux-kernel+bounces-85647-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Wed, 28 Feb 2024 14:54:57 -0500
Subject: [PATCH 1/4] arm64: dts: imx8: add cm40 subsystem dtsi
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240228-m4_lpuart-v1-1-9e6947be15e7@nxp.com>
References: <20240228-m4_lpuart-v1-0-9e6947be15e7@nxp.com>
In-Reply-To: <20240228-m4_lpuart-v1-0-9e6947be15e7@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Dong Aisheng <aisheng.dong@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?YmlTcy9tcGFwWHRQdXQyYjBHQkdPZ3hydUx3Zk9SVGRkaTh1UzBmUUlsVFB1?=
 =?utf-8?B?Y2RjallnRVJ0NTdGS2d4V2tQeVNBbThwbEw4MUtPWTEwLzNoRW1kZFhCN0g1?=
 =?utf-8?B?MnhjbW9lbHA4UUlQeUJMcVZMR1pGQlR1QzdUVHR5dzc4N21KaCt6THRVZy85?=
 =?utf-8?B?VFlpN1dESktxNDZaMzRqRkFtQzE5VDNxRG1RSEUxbXNJWmpGYkY5cmkzb2wv?=
 =?utf-8?B?amtYRG5BQkFvTnpMUU5aM2h2c0YwYVVOanllS3pKVFJvZ2x0a3UwcS91UkV1?=
 =?utf-8?B?NjJEa1ZtbmlIZURabG5iQllzUE1kRTRaU3Rna0hQdi9oc282dXl4ZU5nTUh2?=
 =?utf-8?B?Mmo0RVk2dUJ0bGFsR1g0SDFldnFKejZjTzcycUY5Z0ZzQ29TQjJwMGlNTTcw?=
 =?utf-8?B?NEQxNE92SEdZTFdCUWF2RVVvZGJKU25oVEpxenk1ZkpReVJxNjJURFlNd0ZY?=
 =?utf-8?B?QmNjMSt5VUk5SWxrOWJNSStUT2ZibnJaVjJwR1hkOUNaZFAraUU4S2NpNCtk?=
 =?utf-8?B?TnVxN1dMT0NTS2o4WG9aa0ErVVdPeEJUNjJvZUFiL1I5SGlsL3RIc0tNRG9i?=
 =?utf-8?B?MDJHZ1dMSmEwWnpHUzZiZVA0eEVlU0c1a0tNaC9PVWkxcE5RYU93OGE1Y3pV?=
 =?utf-8?B?T0QzLzU4OFFNRkt2UDNCNHZhS3JFMUkzY2NYaHZtdUszZE5lQk8zVzlPbERU?=
 =?utf-8?B?dkEweE8rVlVrc0ZJeHBnMVRTNW5OZytkM0o3enFKOFhBUFZvYXc0R1JIbFBz?=
 =?utf-8?B?VjFjeUZHVzFKVmg5ak90bFNHMWhuWk96RVVwRE1BZzdTTTNHeGpjcjExN3or?=
 =?utf-8?B?ckpUYjFCMnpydUpCaDFDeEdLbElIRzg5U3NLR2wxOXB2WmFHRnVxYVI2QlRy?=
 =?utf-8?B?TlZFelg2NmpmbE5aNjdmRGxrZDR0b3NPeFEzN3ZZU0MvYUFiODlSSGs1ckgx?=
 =?utf-8?B?cGJ1aDBhYXMzVmZ3SVlhZlM3dGlPTzkyVzhlTDc1VkwrK2Z2ZVFKZmdra2FS?=
 =?utf-8?B?aTNJUnh5RHVFeklhVzVuOUNrSFFySlhFczI2eng4WE1SN01POXRWTnVxRDFX?=
 =?utf-8?B?bVBRTHF3M3FEY3hXT1FINnVuSEw0SzNHV1BVL0VybTdWZDljbU1XSWFFRGlk?=
 =?utf-8?B?K0prK3NydGI0T3p1YW9oR3hURzJhZmdYZU1temdtRS92czYyZEZFcWVoa0VI?=
 =?utf-8?B?YXloNkp0Q21jRDJiU3dUd1JWcTVDZi9mNm1KTU5DbXVjeGs2RDJzMDdNMnYx?=
 =?utf-8?B?cndJMFp6bHFTY0J4REhqbHlieE0za0RaSHcvdUFpOXdGd3U3b1VPd2hpN2Uz?=
 =?utf-8?B?K1dienZTTWV0WFpLMVBsNEFmQ1U0MTJQL1ZGaGVxQkVuSVI1VkNDMmRCUDJU?=
 =?utf-8?B?MGlrSVVZc0Q5c2twS0QrVS96dmxQMzg5aTRNaElxUmdSelMzSDZJaCsrOWps?=
 =?utf-8?B?MnFHZ0hQeHVETWcvL1VhNUIzSjFHbFN3ZUJkYzd2UFZKM0FSeXArbGJXeGh1?=
 =?utf-8?B?YzByWjYzSmM0MysrRy94d1hvY2JYSFJINGtYZ3pURjVMOGRiYU9NQUl1cDRv?=
 =?utf-8?B?TUxHNzI0K0dkNjMvdjZIM3duVTJxd005VGU1ZHhITmY3anNDaGgrNW1RazZr?=
 =?utf-8?B?TFRNYmRmVGdSanhaQk1qRDlLa25tdk54TW4yTlgzdzkrS0pQM1E1UnRuMll2?=
 =?utf-8?B?TjBFNDdJUS9wTVczNWdieU95S0YvcXliZ3RXNGR2SEpUbTFKTG92QzhYV3Jt?=
 =?utf-8?B?ZXBtWDBFQkpuTlBkNGtnZVZtTGRZTGJacUQ4RlBVWWdRL1o2VmN2ODN3STFy?=
 =?utf-8?B?VWhEVUxEVGFmdjFhZmlsbmxxMWU1cDVvV3lhWXIvWWVmRytDdDdTTC96OE1G?=
 =?utf-8?B?M09TZnM1bUxCZjJNTjM2K3IvMEJ0UnU0SDVPUTkyYTdIOFQ2cnJLbGNxU0Nj?=
 =?utf-8?B?Y09jaUlPamY4bXRNak13a3JnLzZpS1daL2ZuN2YyOEtsM1UwUFJONTJwdi93?=
 =?utf-8?B?UUFONmhacGxOS1RlYlU0bW40SkJKQ1lLOTRNZWszcERnVUhKWlAyMnRycVlr?=
 =?utf-8?B?SEVBOTFaK2VqbkxpSENlUmowaWJoQUhxdS9kZVNRQWs5NlJXTXo0ODRjVHVv?=
 =?utf-8?Q?vRo4bSEt+080nFKiJ+cfYFss9?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4840442c-981e-40cc-58fe-08dc389736ed
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2024 19:55:29.3336
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: kmJ1m6R+s9k8MbnAHcb+4OpmqBpGuJf1WG7IMF3xPQ2l1KvyFhijMKK1qfJJSki4Ona6/JCc+ZGadqlKEbaUwQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR04MB7732

From: Dong Aisheng <aisheng.dong@nxp.com>

Add cm40 subsystem dtsi.

Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 67 +++++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8dxl.dtsi      |  2 +
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi      |  1 +
 3 files changed, 70 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
new file mode 100644
index 0000000000000..b1d626862ddf8
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -0,0 +1,67 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ *	Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <dt-bindings/firmware/imx/rsrc.h>
+
+cm40_subsys: bus@34000000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
+
+	cm40_ipg_clk: clock-cm40-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <132000000>;
+		clock-output-names = "cm40_ipg_clk";
+	};
+
+	cm40_i2c: i2c@37230000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x37230000 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&cm40_intmux>;
+		clocks = <&cm40_i2c_lpcg 0>,
+			 <&cm40_i2c_lpcg 1>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+		status = "disabled";
+	};
+
+	cm40_i2c_lpcg: clock-controller@37630000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37630000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "cm40_lpcg_i2c_clk",
+				     "cm40_lpcg_i2c_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+	};
+
+	cm40_intmux: intmux@37400000 {
+		compatible = "fsl,imx-intmux";
+		reg = <0x37400000 0x1000>;
+		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <2>;
+		clocks = <&cm40_ipg_clk>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_M4_0_INTMUX>;
+		status = "disabled";
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
index a0674c5c55766..9d49c75a26222 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
@@ -5,6 +5,7 @@
 
 #include <dt-bindings/clock/imx8-clock.h>
 #include <dt-bindings/dma/fsl-edma.h>
+#include <dt-bindings/clock/imx8-lpcg.h>
 #include <dt-bindings/firmware/imx/rsrc.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
@@ -231,6 +232,7 @@ xtal24m: clock-xtal24m {
 	};
 
 	/* sorted in register address */
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-adma.dtsi"
 	#include "imx8-ss-conn.dtsi"
 	#include "imx8-ss-ddr.dtsi"
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
index 10e16d84c0c3b..c49fb1282ae65 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -316,6 +316,7 @@ map0 {
 
 	/* sorted in register address */
 	#include "imx8-ss-img.dtsi"
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-vpu.dtsi"
 	#include "imx8-ss-gpu0.dtsi"
 	#include "imx8-ss-adma.dtsi"

-- 
2.34.1