Received: by 2002:ab2:3141:0:b0:1ed:23cc:44d1 with SMTP id i1csp86346lqg; Thu, 29 Feb 2024 21:31:53 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCX+POamwDDjrj2VehM0JvlI3i+FNjCdcBPmlnOQtpvqVGGudgj/rqMYtN0SE+8TX/eDEqhYPWROZTyFnXIDivv3XAWz5yCY1nMq5A7JPQ== X-Google-Smtp-Source: AGHT+IHoKHFTzn6xUkUt6PoBifjloo9mgr3OVwNZBxvK/BSNoXdqnDnuBdtzdFOBrBtrBYU37frN X-Received: by 2002:a17:906:3458:b0:a44:9dc1:7b76 with SMTP id d24-20020a170906345800b00a449dc17b76mr50756ejb.6.1709271113524; Thu, 29 Feb 2024 21:31:53 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709271113; cv=pass; d=google.com; s=arc-20160816; b=e8bs2GSG5muLbCohdxrJWDlIN/SyGd3a/VSAazCPZ6/lwo94LlMusjt41bOxmMTwuC 7Ce0lJ4Fnw92IaRLk7Hi3h3ro2eLrR8RsigNDUDE4Ez1K9Xlk7W9D2k09J8pj1Weaabi VQxK3t2HwZxgPkBdNjHpM5qndDrP0ub4mM1I2+fvx9sAPY58QIrEPEL4JR9zLYulbT6i 9l3kSjgJc2eo5vrUO1t460HV/wz6GE8MBVPGyvf2R2H3zpD3mYr9I3tTVTmUfOeGlT8f vFLbxkAgZcVdHDnXNrdIg7IP2vWR+de3aVhAXC24MNvrY17LHjwcjysA29tRCXdP10xU sQfg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=yB1VJm2hOJUD0UuBaAKGnWCuyafuiIJJntQs+g3WvVA=; fh=mb5JtKQ54T9AKC6w4qPgae9cKgHFljHorr4yN4Ud+7s=; b=hnJybUODCuNZ30tuS/H2cRzLPisMmAp8ZXr//hA7qOhIYfO7uavt6G4kZa0GH/Cfaj A2cSIQb+NzmoY8JkXc8CkjQmyVWcF7mIDkvhcoNmPHFKFZ8eITv6IOvdtGPg+i4NdD9J 6B1m18kDcWk6MLb6Co2LhGDIsxWc2GoO5+YcPL09fIgz0rG9oMNJb45wssOMZ+rruAkL UjJ+eqh9iR5/NvtxOEfFrAAtqnhl/DHzVIQuKa5hud9DZ+gk3encOuen5xjT73478SMW igMRJlF56KW1OZTqnh2nJr+/TrlRcRnAZhe2gHacQjNJG1nXGRoaTuRLFyPdF7IhPj0B Oq1A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ll+regE5; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-87928-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87928-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id qx2-20020a170906fcc200b00a43af0a0877si1174030ejb.401.2024.02.29.21.31.53 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Feb 2024 21:31:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-87928-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ll+regE5; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-87928-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87928-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 199E91F21871 for ; Fri, 1 Mar 2024 05:31:53 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id DB5655102D; Fri, 1 Mar 2024 05:31:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ll+regE5" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1776026ADB; Fri, 1 Mar 2024 05:31:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709271101; cv=none; b=tpMyQnD/MT82xuKXsTdUhkwg7g2WTWrovK1bA4h0AI86f6apkrWsCVAg4iZceTalrIigFSLJ2Ahxr4mXP1nwv0FZYWBubi1RUJVSiKRwO1G8mkVpKWLJt9SsdngT2DUouB1I6MsC0zVWqXCuj5TcDVd2WtzSMSW6zD+Vmc2HYwI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709271101; c=relaxed/simple; bh=Y/WXlWdTXXfNiXf5ygoSZ1f7zGTgMIxmvMfEgQaCags=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=DZjNn0bnY+nc/6DNjHUBMvSJmz6NlGck2NHVZ0h0y+GOMr0JZCvnX+pqYGGIhDkRZ9IAVEW1Uu+h+K4CuiXlRPOj8w6oc/zXw4wwrbhYR1IqFcykgqSEvy9wBTocspq29gB4pU0tTOAZaWMfItch+ep70MdC/tsbOTduJYV5mMw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ll+regE5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 4215KSKs005706; Fri, 1 Mar 2024 05:31:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=yB1VJm2hOJUD0UuBaAKGnWCuyafuiIJJntQs+g3WvVA=; b=ll +regE5MxXb+iv9UOSg3SrtQd2JZGeWRK+cTGmL9SL6EjTVU76By2vm21vHGatjFz KfwWKbl8C3Qy8pkt7N4eXh1ZrOqiaZ0dzn27Z4i5JzNMOwNl6y56UnXNkysg1jfL pmKg4sgFKCwYo2iT4FOda3fTFBfq/g8/gRt2zba2C+ewmN/xWN7kKEek8+rbMEnT 9Dwgk5gsTlTPhlAvAH8LPSNFMVuXQwvVVsXEXj8z3xYFScXE4otwhl2Mw8acRbVs uXLl8pcmuziNvSrNgSs7IQW1KgHMRlgnImF6fDSbSRDJ2qhJYHYsDQQAfXT/B6B5 IOav246T/RQkO47bTWwQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3wk5brrec5-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 01 Mar 2024 05:31:27 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 4215VQD5008730 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 1 Mar 2024 05:31:26 GMT Received: from [10.131.33.37] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 29 Feb 2024 21:31:22 -0800 Message-ID: <08018d07-79cf-cebd-aba5-214afbc5001d@quicinc.com> Date: Fri, 1 Mar 2024 11:01:19 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.11.0 Subject: Re: [PATCH V3 2/2] cpufreq: scmi: Register for limit change notifications Content-Language: en-US To: Lukasz Luba , Cristian Marussi CC: , , , , , , , , , , References: <20240227181632.659133-1-quic_sibis@quicinc.com> <20240227181632.659133-3-quic_sibis@quicinc.com> <2608b2d8-f3b0-b4f5-f8e4-1f2242043ded@quicinc.com> <64c6a1bc-92f2-4f44-ab10-cbd2473746f3@arm.com> <18c249b2-ce8c-435b-8d65-a1770a1f294e@arm.com> <7c82b316-89d9-470d-b46d-f86e81e2add3@arm.com> <66ca73cc-8bdd-453a-951c-5e0166340edd@arm.com> From: Sibi Sankar In-Reply-To: <66ca73cc-8bdd-453a-951c-5e0166340edd@arm.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: JTiHW5wWJNNYXA4P757PcCEeffN7Jshm X-Proofpoint-ORIG-GUID: JTiHW5wWJNNYXA4P757PcCEeffN7Jshm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-01_02,2024-02-29_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxlogscore=999 malwarescore=0 suspectscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 spamscore=0 mlxscore=0 impostorscore=0 adultscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000 definitions=main-2403010043 On 2/29/24 19:45, Lukasz Luba wrote: > > > On 2/29/24 12:11, Cristian Marussi wrote: >> On Thu, Feb 29, 2024 at 11:45:41AM +0000, Lukasz Luba wrote: >>> >>> >>> On 2/29/24 11:28, Cristian Marussi wrote: >>>> On Thu, Feb 29, 2024 at 10:22:39AM +0000, Lukasz Luba wrote: >>>>> >>>>> >>>>> On 2/29/24 09:59, Lukasz Luba wrote: >>>>>> >>>>>> >>>>>> On 2/28/24 17:00, Sibi Sankar wrote: >>>>>>> >>>>>>> >>>>>>> On 2/28/24 18:54, Lukasz Luba wrote: >>>>>>>> >>>>>>>> >>>>>>>> On 2/27/24 18:16, Sibi Sankar wrote: >>>>>>>>> Register for limit change notifications if supported and use >>>>>>>>> the throttled >>>>>>>>> frequency from the notification to apply HW pressure. >>>>>>> >>>>>>> Lukasz, >>>>>>> >>>>>>> Thanks for taking time to review the series! >>>>>>> >>>>>>>>> >>>>>>>>> Signed-off-by: Sibi Sankar >>>>>>>>> --- >>>>>>>>> >>>>>>>>> v3: >>>>>>>>> * Sanitize range_max received from the notifier. [Pierre] >>>>>>>>> * Update commit message. >>>>>>>>> >>>>>>>>> � drivers/cpufreq/scmi-cpufreq.c | 29 >>>>>>>>> ++++++++++++++++++++++++++++- >>>>>>>>> � 1 file changed, 28 insertions(+), 1 deletion(-) >>>>>>>>> >>>>>>>>> diff --git a/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>> b/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>> index 76a0ddbd9d24..78b87b72962d 100644 >>>>>>>>> --- a/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>> +++ b/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>> @@ -25,9 +25,13 @@ struct scmi_data { >>>>>>>>> ����� int domain_id; >>>>>>>>> ����� int nr_opp; >>>>>>>>> ����� struct device *cpu_dev; >>>>>>>>> +��� struct cpufreq_policy *policy; >>>>>>>>> ����� cpumask_var_t opp_shared_cpus; >>>>>>>>> +��� struct notifier_block limit_notify_nb; >>>>>>>>> � }; >>>>>>>>> +const struct scmi_handle *handle; >>>>>> >>>>>> I've missed this bit here. >>>>> >>>>> So for this change we actually have to ask Cristian or Sudeep >>>>> because I'm not sure if we have only one 'handle' instance >>>>> for all cpufreq devices. >>>>> >>>>> If we have different 'handle' we cannot move it to the >>>>> global single pointer. >>>>> >>>>> Sudeep, Cristian what do you think? >>>> >>>> I was just replying noticing this :D .... since SCMI drivers can be >>>> probed multiple times IF you defined multiple scmi top nodes in your DT >>>> containing the same protocol nodes, they receive a distinct >>>> sdev/handle/ph >>>> for each probe...so any attempt to globalize these wont work...BUT... >>>> >>>> ...this is a bit of a weird setup BUT it is not against the spec and >>>> it can >>>> be used to parallelize more the SCMI accesses to disjont set of >>>> resources >>>> within the same protocol (a long story here...) AND this type of >>>> setup is >>>> something that it is already used by some other colleagues of Sibi >>>> working >>>> on a different line of products (AFAIK)... >>>> >>>> So, for these reasons, usually, all the other SCMI drivers have >>>> per-instance >>>> non-global references to handle/sdev/ph.... >>>> >>>> ...having said that, thought, looking at the structure of CPUFReq >>>> drivers, I am not sure that they can stand such a similar setup >>>> where multiple instances of this same driver are probed >>>> >>>> .... indeed the existent *ph refs above is already global....so it >>>> wont already >>>> work anyway in case of multiple instances now... >>>> >>>> ...and if I look at how CPUFreq expects the signature of >>>> scmi_cpufreq_get_rate() >>>> to be annd how it is implemented now using the global *ph reference, >>>> it is >>>> clearly already not working cleanly on a multi-instance setup... >>>> >>>> ...now...I can imagine how to (maybe) fix the above removing the >>>> globals and >>>> fixing this, BUT the question, more generally, is CPUFreq supposed >>>> to work at all in >>>> this multi-probed mode of operation ? >>>> Does it even make sense to be able to support this in CPUFREQ ? >>>> >>>> (as an example in cpufreq,c there is static global cpufreq_driver >>>>    pointing to the arch-specific configured driver BUT that also holds >>>>    some .driver_data AND that cleraly wont be instance specific if you >>>>    probe multiple times and register with CPUFreq multiple times...) >>>> >>>>    More questions than answers here :D >>>> >>> >>> Thanks Cristian for instant response. Yes, indeed now we have more >>> questions :) (which is good). But that's good description of the >>> situation. >>> >>> So lets consider a few option what we could do now: >>> 1. Let Sibi add another global state the 'handle' but add >>>     a BUG_ON() or WARN_ON() in the probe path if the next >>>     'handle' instance is different than already set in global. >>>     This would simply mean that we don't support (yet) >>>     such configuration in a platform. As you said, we >>>     already have the *ph global, so maybe such platforms >>>     with multiple instances for this particular cpufreq and >>>     performance protocol don't exist yet. >> >> Yes this is the quickst way (and a WARN_ON() is better I'd say) but there >> are similar issues of "unicity" currently already with another vendor >> SCMI >> drivers and custom protocol currently under review, so I was thinking to >> add a new common mechanism in SCMI to handle this ... not thought about >> this really in depth and I want to chat with Sudeep about this... >> >>> 2. Ask Sibi to wait with this change, till we refactor the >>>     exiting driver such that it could support easily those >>>     multiple instances. Then pick up this patch set. >>>     Although, we would also like to have those notifications from our >>>     Juno SCP reference FW, so the feature is useful. >>> 3. Ask Sibi to refactor his patch to somehow get the 'handle' >>>     in different way, using exiting code and not introduce this global. >>> >> >>> IHMO we could do this in steps: 1. and then 2. When >>> we create some mock platform to test this refactoring we can >>> start cleaning it. I should be able to volunteer a platform to test against when we have things ready. >>> >> >> Both of these options really beg an answer to my original previous q >> question...if we somehow enable this multi-probe support in the >> scmi-cpufreq.c driver by avoiding glbals refs, does this work at all in >> the context of CPUFreq ? > > I don't know yet. > >> >> ...or it is just that CPUFreq cannot handle such a configuration (and >> maybe dont want to) and so the only solution here is just 1. at first and >> then a common refined mechanism (as mentioned above) to ensure this >> "unicity" >> of the probes for some drivers ? > > This sounds reasonable. > >> >> I'm not familiar enough to grasp if this "multi-probed" mode of >> operation is >> allowed/supported by CPUFreq and, more important, if it makes any sense >> at all to be a supported mode... >> > > OK, let me check some stuff in the code and think for a while on that. > Thanks Cristian! > > Sibi, please give me a few days. In the meantime you can continue > on the 'boost' patch set probably. sure, thanks. I've plenty things to send out so no hurry ;) -Sibi