Received-SPF: pass (google.com: domain of linux-kernel+bounces-88920-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Catalin Marinas <catalin.marinas@arm.com>
To: linux-arm-kernel@lists.infradead.org,
	Anshuman Khandual <anshuman.khandual@arm.com>
Cc: Will Deacon <will@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	linux-kernel@vger.kernel.org,
	Mark Brown <broonie@kernel.org>
Subject: Re: [PATCH V2] arm64/hw_breakpoint: Directly use ESR_ELx_WNR for an watchpoint exception
Date: Fri,  1 Mar 2024 18:28:47 +0000
Message-Id: <170931771878.4170325.12050372302818451052.b4-ty@arm.com>
In-Reply-To: <20240229083431.356578-1-anshuman.khandual@arm.com>
References: <20240229083431.356578-1-anshuman.khandual@arm.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit

On Thu, 29 Feb 2024 14:04:31 +0530, Anshuman Khandual wrote:
> Let's use existing ISS encoding for an watchpoint exception i.e ESR_ELx_WNR
> This represents an instruction's either writing to or reading from a memory
> location during an watchpoint exception. While here this drops non-standard
> macro AARCH64_ESR_ACCESS_MASK.
> 
> 

Applied to arm64 (for-next/misc), thanks!

[1/1] arm64/hw_breakpoint: Directly use ESR_ELx_WNR for an watchpoint exception
      https://git.kernel.org/arm64/c/9d6b6789c878

-- 
Catalin