Received: by 2002:ab2:3141:0:b0:1ed:23cc:44d1 with SMTP id i1csp812472lqg; Sat, 2 Mar 2024 02:57:35 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXuUaNNA87yyKwimF0J3GQvJKZ6wZdvllP9O+OmEwSzp54pU48WKvEILsB0LwPXAWGf15bHrIGp3z4L1Qry9gdQxp6W5GsPPXRyP8al+w== X-Google-Smtp-Source: AGHT+IF01LF2/lyg7ZYyLrXYUMr0XkvWWsSGHsbQgZJBTUfT0UP4FxBDHGX2R3kAvxoZrY8usIN8 X-Received: by 2002:a17:906:b85a:b0:a44:e8d9:c0f4 with SMTP id ga26-20020a170906b85a00b00a44e8d9c0f4mr481757ejb.24.1709377054981; Sat, 02 Mar 2024 02:57:34 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709377054; cv=pass; d=google.com; s=arc-20160816; b=BQGaUcl93Bkp95BRcA+UQY3w0wENDIzj+II9Y64rYZpuj5QCkpqqNmX8hK+5jgDg5I jKxPemQ0UW425CqOFCG8RihRjwsC9Yo2/LGYDIIelgSPFTBGvBJLZI3O4O8dTH/r7+32 gx32TOn+LSc9dZyRv0N9aOmv+bqkqEuRZgrFoOGBhQsVwV7cgeMp0jbT8te9RubxZV/D vx26DRWXqWKzyoTIUtLimkaAxOlnjJtl2gVaS4FyXh6xiHFDYPjTCE9qMoxZYHsxCdsY K/B4nsBaEGyoSEr2tLMF4IERtAeeZ28x7RuG5WuGCk/+c8Nq3Iy0dmy91ts8GxChFuaI M2fw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-disposition:mime-version:list-unsubscribe:list-subscribe :list-id:precedence:message-id:subject:cc:to:from:date :dkim-signature; bh=RIGynotDuBc7gBnRDszLUqHmpbgBIoQlGnEWFUV3LDM=; fh=8P6f6W/Wf4+VDAwF4mUIkkyqXO1y2aTcj2/3dlL8his=; b=cLnQvEDU+wfA+HPotRm5NPa0d6QfLGKEH66CjxG6X15eSFOdEdw3Ad74dsKFVw9Zv9 hAPzKc+6618Wl2lzxbS015x+bWjIvFqqcWPesnyHQlyMjjj1nXobN4PG92q+79oLpg2o wFCLYX1P+fXOSZqIOBdHndd27ddDlAInCERfnzsz7d7EtG1JB5p+tvpaXlk0m3LHBleu wA9wki6dOiEmE9t/8JIcnTknxMECw7PIdV43mISq2v1AjBcfireaj+yrS2OXLNMbJSEy m+liY1Y21FCj07sfXwH1Lw9DFA2XU3xqGyhZZ0e8dz8rhIizWpv92yBi8dUvPSKy3CAq kUXA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=YyPg4KC6; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-89424-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-89424-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id bk15-20020a170906b0cf00b00a3e199b87cfsi2315380ejb.1003.2024.03.02.02.57.34 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 02 Mar 2024 02:57:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-89424-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=YyPg4KC6; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-89424-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-89424-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 80B6F1F241D1 for ; Sat, 2 Mar 2024 10:57:34 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id F3B5A15E9C; Sat, 2 Mar 2024 10:57:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="YyPg4KC6" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.13]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4156B12B80 for ; Sat, 2 Mar 2024 10:57:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.13 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709377047; cv=none; b=fg+v5ZfOM48s+hB0Q+ImLbZb/O3TfRRjnZpjFSjoJXoTs+tW7aIAvHC6t96zk7xzGl8J/t3jV0ohxN2GWSPBlg9vqo6qNqX8gRNozQfsFXWINgX/yRDXgRSGmrCBFJa23yZ9m1jp327zTeJDuig9pAlSlwWfwTMGKJKDI59gNoY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709377047; c=relaxed/simple; bh=sW4Amv+bfSPTytN7KXKV7NTTi+cPJ7HEPBTAJMxiyi4=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=GuTSkNuGyNLMaVQEJBqLHwcSMgNRXrcBPwI6giYS/VsJvH2YJyscv+rdZ8MdIo46J97+PeQQuD8YcLEYkQ7F1bILD45Jc3vAUg6x6LmFV+j//3ef7dXnJ7kgncdL0vk97N7BZkaiSeS384RRh6Fdh70REFADMF/C0gppFqHMabg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=YyPg4KC6; arc=none smtp.client-ip=192.198.163.13 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1709377045; x=1740913045; h=date:from:to:cc:subject:message-id:mime-version; bh=sW4Amv+bfSPTytN7KXKV7NTTi+cPJ7HEPBTAJMxiyi4=; b=YyPg4KC6ACwdE5LfeVmmtS8Hc6AxDJVZ2XHnJW0IgMxe/QLiHJkuFHhS E/zkLJbLnSZOf0u2Al1T+/ztbZzRXHV6fgyMjc4s6iJb8j++XvXY2MoQX pD3CyoxpjsaXhyXTA8JF5LIYxNRBQNtFQAfqBGiKukQGjZIhlLZ7QTnqs xxrSeSgB+uDyjWd+9Hps7UXDlbZDN+UrrS4q+ZomkK1kGAKj7v6UbqOR9 YmuGjI5w0PL+9fPaLMo6jh5p7nb38dP9wUnYYe4Wk6Ku4jbmhTr5eUGnw 3n/AChN9A/x/qft/MwNlX9Nv3P9Vg6O/LgMq68ISTP8MXI/se4cBBHQMd w==; X-IronPort-AV: E=McAfee;i="6600,9927,11000"; a="6871514" X-IronPort-AV: E=Sophos;i="6.06,199,1705392000"; d="scan'208";a="6871514" Received: from orviesa006.jf.intel.com ([10.64.159.146]) by fmvoesa107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Mar 2024 02:57:25 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,199,1705392000"; d="scan'208";a="8892606" Received: from lkp-server02.sh.intel.com (HELO 3c78fa4d504c) ([10.239.97.151]) by orviesa006.jf.intel.com with ESMTP; 02 Mar 2024 02:57:24 -0800 Received: from kbuild by 3c78fa4d504c with local (Exim 4.96) (envelope-from ) id 1rgN3B-000EYJ-0n; Sat, 02 Mar 2024 10:57:14 +0000 Date: Sat, 2 Mar 2024 18:54:41 +0800 From: kernel test robot To: Appana Durga Kedareswara rao Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Michal Simek Subject: arch/microblaze/kernel/entry.S:945: Error: unknown opcode "suspend" Message-ID: <202403021817.I7WRFyV9-lkp@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Hi Appana, FYI, the error/warning still remains. tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: 5ad3cb0ed525b80c7f66c32b49a68c1f3510bec9 commit: 88707ebe77e23e856981e597f322cabbf6415662 microblaze: Add custom break vector handler for mb manager date: 1 year, 5 months ago config: microblaze-allmodconfig (https://download.01.org/0day-ci/archive/20240302/202403021817.I7WRFyV9-lkp@intel.com/config) compiler: microblaze-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240302/202403021817.I7WRFyV9-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202403021817.I7WRFyV9-lkp@intel.com/ All errors (new ones prefixed by >>): arch/microblaze/kernel/entry.S: Assembler messages: >> arch/microblaze/kernel/entry.S:945: Error: unknown opcode "suspend" vim +/suspend +945 arch/microblaze/kernel/entry.S 825 826 /* restore all the tlb's */ 827 addik r3, r0, TOPHYS(tlb_skip) 828 addik r6, r0, PT_TLBL0 829 addik r7, r0, PT_TLBH0 830 restore_tlb: 831 add r6, r6, r1 832 add r7, r7, r1 833 lwi r2, r6, 0 834 mts rtlblo, r2 835 lwi r2, r7, 0 836 mts rtlbhi, r2 837 addik r6, r6, 4 838 addik r7, r7, 4 839 bgtid r3, restore_tlb 840 addik r3, r3, -1 841 842 lwi r5, r0, TOPHYS(xmb_manager_dev) 843 lwi r8, r0, TOPHYS(xmb_manager_reset_callback) 844 set_vms 845 /* return from reset need -8 to adjust for rtsd r15, 8 */ 846 addik r15, r0, ret_from_reset - 8 847 rtbd r8, 0 848 nop 849 850 ret_from_reset: 851 set_bip /* Ints masked for state restore */ 852 VM_OFF 853 /* MS: Restore all regs */ 854 RESTORE_REGS 855 lwi r14, r1, PT_R14 856 lwi r16, r1, PT_PC 857 addik r1, r1, PT_SIZE + 36 858 rtbd r16, 0 859 nop 860 861 /* 862 * Break handler for MB Manager. Enter to _xmb_manager_break by 863 * injecting fault in one of the TMR Microblaze core. 864 * FIXME: This break handler supports getting 865 * called from kernel space only. 866 */ 867 C_ENTRY(_xmb_manager_break): 868 /* 869 * Reserve memory in the stack for context store/restore 870 * (which includes memory for storing tlbs (max two tlbs)) 871 */ 872 addik r1, r1, -PT_SIZE - 36 873 swi r1, r0, xmb_manager_stackpointer 874 SAVE_REGS 875 swi r14, r1, PT_R14 /* rewrite saved R14 value */ 876 swi r16, r1, PT_PC; /* PC and r16 are the same */ 877 878 lwi r6, r0, TOPHYS(xmb_manager_baseaddr) 879 lwi r7, r0, TOPHYS(xmb_manager_crval) 880 /* 881 * When the break vector gets asserted because of error injection, 882 * the break signal must be blocked before exiting from the 883 * break handler, below code configures the tmr manager 884 * control register to block break signal. 885 */ 886 swi r7, r6, 0 887 888 /* Save the special purpose registers */ 889 mfs r2, rpid 890 swi r2, r1, PT_PID 891 892 mfs r2, rtlbx 893 swi r2, r1, PT_TLBI 894 895 mfs r2, rzpr 896 swi r2, r1, PT_ZPR 897 898 #if CONFIG_XILINX_MICROBLAZE0_USE_FPU 899 mfs r2, rfsr 900 swi r2, r1, PT_FSR 901 #endif 902 mfs r2, rmsr 903 swi r2, r1, PT_MSR 904 905 /* Save all the tlb's */ 906 addik r3, r0, TOPHYS(tlb_skip) 907 addik r6, r0, PT_TLBL0 908 addik r7, r0, PT_TLBH0 909 save_tlb: 910 add r6, r6, r1 911 add r7, r7, r1 912 mfs r2, rtlblo 913 swi r2, r6, 0 914 mfs r2, rtlbhi 915 swi r2, r7, 0 916 addik r6, r6, 4 917 addik r7, r7, 4 918 bgtid r3, save_tlb 919 addik r3, r3, -1 920 921 lwi r5, r0, TOPHYS(xmb_manager_dev) 922 lwi r8, r0, TOPHYS(xmb_manager_callback) 923 /* return from break need -8 to adjust for rtsd r15, 8 */ 924 addik r15, r0, ret_from_break - 8 925 rtbd r8, 0 926 nop 927 928 ret_from_break: 929 /* flush the d-cache */ 930 bralid r15, mb_flush_dcache 931 nop 932 933 /* 934 * To make sure microblaze i-cache is in a proper state 935 * invalidate the i-cache. 936 */ 937 bralid r15, mb_invalidate_icache 938 nop 939 940 set_bip; /* Ints masked for state restore */ 941 VM_OFF; 942 mbar 1 943 mbar 2 944 bri 4 > 945 suspend 946 nop 947 #endif 948 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki