Received-SPF: pass (google.com: domain of linux-kernel+bounces-89505-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Sat, 02 Mar 2024 11:27:45 -0500
Subject: [PATCH v2 2/4] arm64: dts: imx8dxl: add lpuart device in cm40
 subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240302-m4_lpuart-v2-2-89a5952043b6@nxp.com>
References: <20240302-m4_lpuart-v2-0-89a5952043b6@nxp.com>
In-Reply-To: <20240302-m4_lpuart-v2-0-89a5952043b6@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Alice Guo <alice.guo@nxp.com>, 
 Peng Fan <peng.fan@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?eE01S2pxTVREU245THJoWkQ3Y2tlL21nN3JySEFTR1cwdWpvOFpqWU0yUjFP?=
 =?utf-8?B?bzc2Yjg0VzVBNmhhVzZIc09LQkdJOHNFRyt5QW1YUURmOTRYejNoV3NCSUtH?=
 =?utf-8?B?RVVEQmJGWVFLdllCMTRIZ1BnSDZNSnRXcnkyZGZpM3NDNGZlWkYzbXE2ZTZw?=
 =?utf-8?B?SHErOXdRank4MFJRb2t2NWFzWGJEWUIwUDIzN1VWZkJFWmlsQUxBRFFHNDJY?=
 =?utf-8?B?SHQzS0lhR3Q5TmVmU3d4WTlmTnR3RktGNDR5RFNoMG5mVnJ4YnVNUjgxK09P?=
 =?utf-8?B?R3JkWTlhS1k0eG1Fb2l4aVFZR1ZrY2djZFdZMGZnbUliT1hIaUN3WjJFREZZ?=
 =?utf-8?B?YlJsYlpCT0RvNXQwMzFPUy8wLzA3ajN1UnVPUGhINUFPTmJyNE01RFcydmIw?=
 =?utf-8?B?WFZMaFpNVzZQVytOVmNGNk9ZUElyRENGZ2VGbHNxK1JBT2l6Nm9vTDE5OFNo?=
 =?utf-8?B?SU9RbjlCS0VJbjJIVTVXaUdBSUdyb1BFbC83NkVRWW1LdzhUYTlhdDZVaDdp?=
 =?utf-8?B?TmVzQlNjL2pYT3BrZk55U1AydXAvc3JXTzRmWWlzU283ejZGblBBL3dlUmda?=
 =?utf-8?B?Tys2amtGbldtVzhpL1htc3dCUnhsdHZFemM3MzdrUzVkOStGclFwSURINVVT?=
 =?utf-8?B?QUdTTGxQaVRCeGpDZVVRYlZzdTBUTnRGclk0OVF5Z2ozNmk0QldESGRYclJC?=
 =?utf-8?B?MzhQNFhBQjV3eE0vT1hTRlVXMVJ1bXFSV2Nudm5IUkZFNzJwZndrWTFFVDdB?=
 =?utf-8?B?VmZZeFhpb3FPYkNPQnhtS0lCQXNKbkRuL3p3dUU3VDlqWXo4U1JEYXpKTzUw?=
 =?utf-8?B?S3czVURPbWFINDI1clFxbXBsemJFbVdMYmx0SXRnQldRTExxZXI2R2lPZmJX?=
 =?utf-8?B?T25UbVZuZkx4aHJ1WGJDbVZUei9jemwrbHpKd3BUNGxoSTVhR1NESitnRHA4?=
 =?utf-8?B?bXpKWCtuVTdJM09NdkdQRURhT2hJdG5OVi9ocVYxVm9zTVUwcVZ5N3I4REdv?=
 =?utf-8?B?cC82MFNVVlJIZGY3ZHpJcWpXUVpCREFoY0ZrZS93ZEp5L0o1eHYxNkt0STVW?=
 =?utf-8?B?dVF0RnFGMUxYb2EwcWduMmhxR1VjNkpVMXVBd240aExQMUZ4MkRXSWZqMXcw?=
 =?utf-8?B?VmVWb041L3hYM2FjVmFQYTBYclpFUkhWN1JXb1BkY0JTTVFTY0ZSdWNkdUxn?=
 =?utf-8?B?MTlRMTZpUktEOEZ3UElDaXRvNUR3WjR0UDdqNFgzcStGNWN5M0pSYmh4RXhW?=
 =?utf-8?B?RUEwRmxVRTJGZjFVQlAweUYxeit2dlRXRTk1Q0w0bkpKdkJwemN2dSt0UDdW?=
 =?utf-8?B?N3BJa0gxY1lQcXZpOURSS2hWZ3U0T2JCTmhqZVBGTURUdU9FK3dpZWlJdk45?=
 =?utf-8?B?cG8xc0w1WmhSZ1MwZHkwN2FuQnAzYjZGY2dIZjQybmUrcXgvOTNKcjFieFBQ?=
 =?utf-8?B?YTZkeWRJM3JyMDZDTUgvYjRPTGY5ekFwTVJ0N0Z3VlY4Skx3UFdvcS94S2Nj?=
 =?utf-8?B?eXZMU0ZKaXgzcGpzQmxnU0RteVlFdE5pQyttQ1JES0lIT1Rvd0g2RFFtOUlO?=
 =?utf-8?B?bnN2TU1OS0tDbjd0eklweDlwWVBkb0lqUk1WTVhQZ1MrekVrZUNSK0FGcWFy?=
 =?utf-8?B?YlpCYlBQOUZrazlJc1JzSWdvVWR1eVlKQ3dxSHFodDJIOUJ0U01aWWZjcXRi?=
 =?utf-8?B?Y3JNL21OYUZlakFQRTR4N2dwUmk3WC82VHV1bnlLbzVDWlIxTGhmYWxLYkhs?=
 =?utf-8?B?SWpnZERtcjBHQ2FYZnVWRURZR1dOQVFvelZxeUc2Q2M1bE1tQVdRTnJMaWRJ?=
 =?utf-8?B?SHN3cVk0Vm8zS2RscVlUN3A5YStlL1FZT0NBUG5hYUhMaU0xejM2c0ZYRUVN?=
 =?utf-8?B?WWFESFo2blNMTWRUeVBacU5KUTBzd3paSUNKVG9WeFdnVk5abzNOdXViMHJV?=
 =?utf-8?B?bUJnMDFaQkw1T3JldnlOWWFEb1MrSS85VXpOY2E5TkxJYkVGaTNhckNwZXVB?=
 =?utf-8?B?dEZLZkNreW15VVpYYlBTRnJDUzlVSzdVNU9YRTdxeTFQaFJKcTV3aDllRHBn?=
 =?utf-8?B?dERrR0VVOFlVOE1WekJzNGVIak90eVNya0FCclV5bzFQdEY0NjFUeUNBOWhC?=
 =?utf-8?Q?8edTf6VUh00C5/AEVuV4Cgbla?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 25e8d072-38c4-4c4b-0956-08dc3ad5c31e
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Mar 2024 16:28:15.6496
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Gqold2O3647FTznnIYgBc5+cyuxJIhW0ElQnZRhpPwUx+GimkPI4oq7unqy2I/e2/aNGLkh2LUCQy09+1uTHwQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8385

From: Alice Guo <alice.guo@nxp.com>

Add lpuart device in cm40 subsystem.

Signed-off-by: Alice Guo <alice.guo@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
index 68043ab74e765..b6af85b20ddd7 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -20,6 +20,18 @@ cm40_subsys: bus@34000000 {
 	#size-cells = <1>;
 	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
 
+	cm40_lpuart: serial@37220000 {
+		compatible = "fsl,imx8qxp-lpuart";
+		reg = <0x37220000 0x1000>;
+		interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm40_uart_lpcg 1>, <&cm40_uart_lpcg 0>;
+		clock-names = "ipg", "baud";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+		status = "disabled";
+	};
+
 	cm40_i2c: i2c@37230000 {
 		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 		reg = <0x37230000 0x1000>;
@@ -53,6 +65,18 @@ cm40_intmux: intmux@37400000 {
 		status = "disabled";
 	};
 
+	cm40_uart_lpcg: clock-controller@37620000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37620000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_1>;
+		clock-output-names = "cm40_lpcg_uart_clk",
+				     "cm40_lpcg_uart_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+	};
+
 	cm40_i2c_lpcg: clock-controller@37630000 {
 		compatible = "fsl,imx8qxp-lpcg";
 		reg = <0x37630000 0x1000>;

-- 
2.34.1