Received-SPF: pass (google.com: domain of linux-kernel+bounces-89507-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Sat, 02 Mar 2024 11:27:47 -0500
Subject: [PATCH v2 4/4] dts: arm64: imx8dxl-evk: add lpuart1 and cm40 uart
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240302-m4_lpuart-v2-4-89a5952043b6@nxp.com>
References: <20240302-m4_lpuart-v2-0-89a5952043b6@nxp.com>
In-Reply-To: <20240302-m4_lpuart-v2-0-89a5952043b6@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?MWdiS2JWKzh0cHNRUEQzMjFGdEtsei80Q1JFRmVUdWRGS096TkdPM2FtbnM1?=
 =?utf-8?B?VHdESCtoNk5RbTZmOU05ZkVUN0MyYW5rWmRTYkM0RUVoU3hHV25JbWFGamhD?=
 =?utf-8?B?dUQ5U0VvOWhyWVhDY3dCOXc4SkhHRWJ0dHQ1T3V4N2cxSU9MN0prRHpPYzUy?=
 =?utf-8?B?Y1JTOHdyU1cyVm13SnpRL29YNFRNRTMwSmxvOXd0bHFicnk2cTgwSkVBa05T?=
 =?utf-8?B?Z1YxbTZVRVhMMHJMSy9hcEZsZ1ozT1VGZkFIYlQyWVhTTnJtU0phem5WR3R1?=
 =?utf-8?B?elB3Q21LQWd6WjFjeHYyV25SakJqRDh4K3dCaE1abXd4MTl3dnNEOEZRbXgw?=
 =?utf-8?B?MGJ4SWI1bWRhWGlYbHpzZ1hGcUN0aFpETVJoUHZRR0lubHNSUTlNYVYxamhF?=
 =?utf-8?B?eTFjL0NSbVpRZmRVaG52UUdDWktXMTFxYzZ0VGFlSVVCQmNDOWowQ3J6VDZs?=
 =?utf-8?B?ZTIyMjZZdnRCT0Fwd05MMTQ2Qzdjdk14aHNqc3AzSEVyUXZYK2NsalVWZDhj?=
 =?utf-8?B?Q0dMK3FsdzBqbjlPdmpTL3I1YWFVUUZVSzR5bjlwTnhTNitmR0ozeVhhRURh?=
 =?utf-8?B?NE02ZjQ3NnJGNm52dFlaN1lhUStsT0JvV0JTd0V5d0F0NkNWa2p1cHRxWmpG?=
 =?utf-8?B?c0hlcy92TUJXbVRVRTB5R3RtREV4cWlyNUF3V3pGR1NhcjBLY0ZMQkExaTRH?=
 =?utf-8?B?LzNlTmJ1eEtWV2x2ZjVJZGRXRzA5eHUrcDNrU3FpWHpteHBNZUJaQkl3NndR?=
 =?utf-8?B?MjZiTW5WZ1p1ZzduWWRJaXlHczhvV0FkV2dEaGZzd0ZtNkJzb05iYWlmQWZB?=
 =?utf-8?B?VUhyRXEwRFRrQ1RRSmxzZUtwc2xOOWhvbG4xeUNrd0FXRFZYaEZJVzVJMGFQ?=
 =?utf-8?B?VWk1NXVNV0MzeHU5ejlkcHZ6YTk1bXNBMnNjVCtEeitGSURmUU9pVkpRdXVp?=
 =?utf-8?B?aTVKdUx2dkhweVdEYVUwTnU5ZXJ6T0QxcGo1dm1LUWtVL0orV2RBdjhZMkhr?=
 =?utf-8?B?QnVlZXh2Vnd6VjN1R2pyeEFtVlg3SFBuZDVhRWMvcWoreHMzVHNaZ1Q2bFFu?=
 =?utf-8?B?ZTgzb3ptUzlJT2JNc1pSZnFSQjFUby9tV2lsVjd2R05QVEVRWmZhc29YaDgv?=
 =?utf-8?B?a0plZ0MzejROeStuN0FiNHlORFFmaEpYVGllbE5HR0UxU1FHMlc2WlNvSjY3?=
 =?utf-8?B?cjFPNG5MdU0vWUVDSmtvNnA0U0ZBOVQ4bHdkRkpJTXZsaG1tZ0RYU1d4SHhM?=
 =?utf-8?B?bnh0SnlnSG8vQVh4aVlEWEhoRS95ekp3WWh6T3VlN1hCMllkT3dtTlQyUEpL?=
 =?utf-8?B?SlFqUEtwa1Brb0ZBdnN4UmhpWUoxUXh0MnNNU2ZmMXdneHFNWjJDSnRZUXJK?=
 =?utf-8?B?dUV4Zi9IWUNPNnlxM2crcXpLbXdCU2hFMENqdmVFRUVzb0F1MTJoSG5LUnQ3?=
 =?utf-8?B?TDR1YjlGMlpHWklieHd4dGx2bkZWUDkrSVkyTHdTZlBUQlBFbHUvTWJpRy91?=
 =?utf-8?B?K3ZQZTFjYk15Q1VlN0Z3K3ZKTDFyQ042Nm5tRkFHeXFjVmhENm9STS9DMXNy?=
 =?utf-8?B?ZEVHZFVqSEttNVZHa09tblI2SzFEREtMMEpndEVLdVdCM3NZbVYxYXAyMlha?=
 =?utf-8?B?bXAwNnpORWJmWmNyUFZGbnhWa1EzNG1Bd3g4SDlvVWx0bzVudzAzdDBWcy9M?=
 =?utf-8?B?bHFWZkhzaktNZ3BGYS9adGxFSkpKOHRHMEhFdTVJejNqeTliTTJlUHZnSWRn?=
 =?utf-8?B?V29xVXdQaHpSMVNJZlpmSEtKYmZGL2o4bnV6UjhSREt0alRCdC9qclBlS1J2?=
 =?utf-8?B?SCs4VjVvTCt3WjVVbEFVOS9vbEhYUmtCNjRXbFc3L3NnNVF0cm9OVDhtaUxp?=
 =?utf-8?B?RkhES2pPWHlDU3hmZEVwL3plaTFxUVlRUzdabHNiME9pbHVMMnVmaG1HVG5j?=
 =?utf-8?B?aWR6WkFqcUlHdG9Ob0NId1M2c2pxbGRKUDZuSjdRajAxdU52Uk9VaTdtL3pE?=
 =?utf-8?B?cENmTmNDalB4Q2UyUlg5a21OUWxvbTNPVHpmUllKNCtkTjdLWStkNGFxa3RS?=
 =?utf-8?B?eWRJSXRjcUluR0xYczdyS0JnZ25lOHFhb0ZsRTY2M1JLSGkvaWx0S1A1NG4z?=
 =?utf-8?Q?Fysk3AFXflC/EdxpMZRM3xYq3?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4882bfc2-5460-4a7f-5226-08dc3ad5c69c
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Mar 2024 16:28:21.4964
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: /zAbeYnPIGvorCpknJOq7O0mjYNroP0mbk7RHTmK5+rOqcTsIo9jRFUplR9dt8uiu2LdS8K6QNBSNh14CHUO0g==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8385

Add lpuart1 and cm40 uart.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 37 +++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
index 2123d431e0613..737bacacc2da1 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
@@ -16,6 +16,8 @@ aliases {
 		mmc0 = &usdhc1;
 		mmc1 = &usdhc2;
 		serial0 = &lpuart0;
+		serial1 = &lpuart1;
+		serial6 = &cm40_lpuart;
 	};
 
 	chosen {
@@ -51,6 +53,16 @@ linux,cma {
 		};
 	};
 
+	m2_uart1_sel: fixedregulator-101 {
+		compatible = "regulator-fixed";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-name = "m2_uart1_sel";
+		gpio = <&pca6416_1 6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
 	mux3_en: regulator-0 {
 		compatible = "regulator-fixed";
 		regulator-min-microvolt = <3300000>;
@@ -340,6 +352,12 @@ &lpuart0 {
 	status = "okay";
 };
 
+&lpuart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpuart1>;
+	status = "okay";
+};
+
 &flexcan2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexcan2>;
@@ -354,6 +372,16 @@ &flexcan3 {
 	status = "okay";
 };
 
+&cm40_intmux {
+	status = "disabled";
+};
+
+&cm40_lpuart {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_cm40_lpuart>;
+	status = "disabled";
+};
+
 &lsio_gpio4 {
 	status = "okay";
 };
@@ -595,6 +623,15 @@ IMX8DXL_UART0_TX_ADMA_UART0_TX		0x06000020
 		>;
 	};
 
+	pinctrl_lpuart1: lpuart1grp {
+		fsl,pins = <
+			IMX8DXL_UART1_TX_ADMA_UART1_TX          0x06000020
+			IMX8DXL_UART1_RX_ADMA_UART1_RX          0x06000020
+			IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B    0x06000020
+			IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B    0x06000020
+		>;
+	};
+
 	pinctrl_usdhc1: usdhc1grp {
 		fsl,pins = <
 			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041

-- 
2.34.1