Received: by 2002:ab2:3141:0:b0:1ed:23cc:44d1 with SMTP id i1csp1795405lqg; Mon, 4 Mar 2024 04:16:05 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCVxVzytTlFfiNhQ6/7dZKNawVdaarZwOUNG5q2guDD82cvrxl0pLsPaDGbR2iEP5TtNyasIHh8UJBQsE3Tg4VrryWt566pzNpLXzrmYrA== X-Google-Smtp-Source: AGHT+IE76GIiEzkaf7fg9xKN+MxEsShzOM82AWIf31OyyVYFnzOZkj49rJ5V9Cku+n/PXJ4WqkoD X-Received: by 2002:a05:6214:26:b0:690:1ec8:e974 with SMTP id b6-20020a056214002600b006901ec8e974mr9559705qvr.62.1709554565161; Mon, 04 Mar 2024 04:16:05 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709554565; cv=pass; d=google.com; s=arc-20160816; b=Ad5Lm4O2pwgNaiw8AHWt+HMHZsDAT53+Vbv61v00fQSbckaShCBpaXH6PzT+AReyth rp56PISANyTwtYFU+TuF87WyqjYslsMNCsg4Q5kpSCpdV1MBfAoruaoqkT2MDHH8xLcu NcDMFqgbDLeVjDCoWNYmOgrdFPmKSxyy0vVtvOseQm6joTdu/DgPJD5KgH87mWenSnox REeiEbBXtUgCE6qDSSifogsvqquOZwjB8SIzlvmLbixjskFvoLCsZkeRL9hmnhf6+0HG Qr2KS47S81WYP71Mbyn5Qw0Eel6YO6C1RcOzcOb2+UL3Em2X+mKfBS2b4pI1O1uQGjqn a3Kw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:precedence:robot-unsubscribe:robot-id :message-id:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:references:in-reply-to:cc:subject:to:reply-to:sender :from:dkim-signature:dkim-signature:date; bh=T4+VQ/SiOTH7NZbdNcIsDTPflajM/nzVAGWxROgwsCA=; fh=ug+vbjx3hYEyfsB5aHBhxI+u027oSYAUfnsAoBvj5oA=; b=rHa4cX9VAgULOkbhmJkHdDfvGxDaTKuIcKtIrVg9KXny4ktV9KchVCRpfEgzbz9Qw3 nap7Q+igR7aDnxd0d4gcStkIYGztKUVbmQBNsK5+YqfATnDjLG/dtcYd7wTTF7leHvTZ 2dfIyEx2Vk2EKBHqiMraFKY8GMP3h+zT74TdFSxwi345z6uMel0yE2/5ZHS3DKEBUJJV BMx3PiRe4qq98ROw9Ixfhb+DxTOXJLbc8Z7MYMQ1MvzpKg8UKeJ/cTj3mrXnGt8j5XpJ D+Z9Xu/r+hjC/LLCIymdzgbZtCoxJK/8uClolgVeOgN8PL/zqe3wWJ7N/JdXD7HrEtGw zg8A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=Zi02m4mf; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-90554-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-90554-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id d7-20020a05621421c700b00690796914e5si1493501qvh.181.2024.03.04.04.16.04 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Mar 2024 04:16:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-90554-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=Zi02m4mf; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-90554-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-90554-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 39C2D1C21382 for ; Mon, 4 Mar 2024 12:16:04 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E2AD63D568; Mon, 4 Mar 2024 12:15:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="Zi02m4mf"; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="mzN6kN+A" Received: from galois.linutronix.de (Galois.linutronix.de [193.142.43.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CED533C48C; Mon, 4 Mar 2024 12:15:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=193.142.43.55 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709554510; cv=none; b=s+VpcC61nRvqN1KCVQgpHLJ0XIiMursgPKE141MdsDfQ/NgYQOLMXIgn94Xn9ZUkUGhX2qKIRpjPwHAAhtVvo7dy3mY/bnSIK3X0BRe7LCpYqcRUaxFcf8N7ubLODJJwo24Lz+tcmxWI+NnQie0adoqXC5JZ0ftqHgOB01jDbCc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709554510; c=relaxed/simple; bh=nhAPL9y2KxO+2jXbqXyN9OL+t4E10NC+M/+MS4tvp7Q=; h=Date:From:To:Subject:Cc:In-Reply-To:References:MIME-Version: Message-ID:Content-Type; b=ltIQfSy3XD2f23NjoiUHubco9khm47lx2yZZDbu7v8G+nsen1QHqkqhoRhzrMpW6TCe3CCHcKydi70DqeVxZoPCPidHpXpOJ9yqqbHVaETVtjaExm5vAn9wX1Lqdhd1EbOcmx4tfnuUD9uIzINGq3jaJ6eDuGKnSZJo+CT7E9as= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de; spf=pass smtp.mailfrom=linutronix.de; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=Zi02m4mf; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=mzN6kN+A; arc=none smtp.client-ip=193.142.43.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linutronix.de Date: Mon, 04 Mar 2024 12:15:06 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1709554507; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=T4+VQ/SiOTH7NZbdNcIsDTPflajM/nzVAGWxROgwsCA=; b=Zi02m4mfR3fEqnI69bZVjB/RnlXRBuMrmZXck89zHCV3gQQrMJ2vAvVWE0TNqmqnWgpBhJ KouD7JzRrsl4vzRzHAof9j9puaKOv9ekHOrN8tqJXmx9bj+0RTlH9xBpeVzgvpSe46iqQO 62LBA/eIrzfH8a664vLHOpZCBIq2OGXwXe/N4GMPe4OrJqFe19v/emBSP68FY01BrTCR+F 8zvcfNEUZWCWBwyjh9SXUFt3rG//Zj3NeD2StTbi0WXjhEXHHdGbXNUwEzZs+Bzw4Ewe8v m1NS4KX8nY6QI4clfOn+4DFgAiLPEQuZFwHefBUHVK91AvAoPvUDMTa6NgUo+Q== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1709554507; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=T4+VQ/SiOTH7NZbdNcIsDTPflajM/nzVAGWxROgwsCA=; b=mzN6kN+AVYshzuTevndgtcSTvJXH2uVH1Wjv7kSE/GxzmDLSw5BopsbrCL7kNMGYMwnwKR b11DNc9cuduoHyDA== From: "tip-bot2 for Thomas Gleixner" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: x86/cleanups] smp: Consolidate smp_prepare_boot_cpu() Cc: Thomas Gleixner , Ingo Molnar , x86@kernel.org, linux-kernel@vger.kernel.org In-Reply-To: <20240304005104.567671691@linutronix.de> References: <20240304005104.567671691@linutronix.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <170955450642.398.11996171883596347966.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Precedence: bulk Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit The following commit has been merged into the x86/cleanups branch of tip: Commit-ID: 712610725c48c829e42bebfc9908cd92468e2731 Gitweb: https://git.kernel.org/tip/712610725c48c829e42bebfc9908cd92468e2731 Author: Thomas Gleixner AuthorDate: Mon, 04 Mar 2024 11:12:22 +01:00 Committer: Ingo Molnar CommitterDate: Mon, 04 Mar 2024 12:01:54 +01:00 smp: Consolidate smp_prepare_boot_cpu() There is no point in having seven architectures implementing the same empty stub. Provide a weak function in the init code and remove the stubs. This also allows to utilize the function on UP which is required to sanitize the per CPU handling on X86 UP. Signed-off-by: Thomas Gleixner Signed-off-by: Ingo Molnar Link: https://lore.kernel.org/r/20240304005104.567671691@linutronix.de --- arch/alpha/kernel/smp.c | 5 ----- arch/arc/kernel/smp.c | 5 ----- arch/csky/kernel/smp.c | 4 ---- arch/hexagon/kernel/smp.c | 4 ---- arch/openrisc/kernel/smp.c | 4 ---- arch/riscv/kernel/smpboot.c | 4 ---- arch/sparc/kernel/smp_64.c | 4 ---- arch/x86/include/asm/smp.h | 5 ----- arch/x86/kernel/smpboot.c | 5 +++++ include/linux/smp.h | 13 ++++++------- init/main.c | 4 ++++ 11 files changed, 15 insertions(+), 42 deletions(-) diff --git a/arch/alpha/kernel/smp.c b/arch/alpha/kernel/smp.c index 7439b23..8e9dd63 100644 --- a/arch/alpha/kernel/smp.c +++ b/arch/alpha/kernel/smp.c @@ -467,11 +467,6 @@ smp_prepare_cpus(unsigned int max_cpus) smp_num_cpus = smp_num_probed; } -void -smp_prepare_boot_cpu(void) -{ -} - int __cpu_up(unsigned int cpu, struct task_struct *tidle) { diff --git a/arch/arc/kernel/smp.c b/arch/arc/kernel/smp.c index 8d9b188..b2f2c59 100644 --- a/arch/arc/kernel/smp.c +++ b/arch/arc/kernel/smp.c @@ -39,11 +39,6 @@ struct plat_smp_ops __weak plat_smp_ops; /* XXX: per cpu ? Only needed once in early secondary boot */ struct task_struct *secondary_idle_tsk; -/* Called from start_kernel */ -void __init smp_prepare_boot_cpu(void) -{ -} - static int __init arc_get_cpu_map(const char *name, struct cpumask *cpumask) { unsigned long dt_root = of_get_flat_dt_root(); diff --git a/arch/csky/kernel/smp.c b/arch/csky/kernel/smp.c index 8e42352..92dbbf3 100644 --- a/arch/csky/kernel/smp.c +++ b/arch/csky/kernel/smp.c @@ -152,10 +152,6 @@ void arch_irq_work_raise(void) } #endif -void __init smp_prepare_boot_cpu(void) -{ -} - void __init smp_prepare_cpus(unsigned int max_cpus) { } diff --git a/arch/hexagon/kernel/smp.c b/arch/hexagon/kernel/smp.c index 608884b..65e1fdf 100644 --- a/arch/hexagon/kernel/smp.c +++ b/arch/hexagon/kernel/smp.c @@ -114,10 +114,6 @@ void send_ipi(const struct cpumask *cpumask, enum ipi_message_type msg) local_irq_restore(flags); } -void __init smp_prepare_boot_cpu(void) -{ -} - /* * interrupts should already be disabled from the VM * SP should already be correct; need to set THREADINFO_REG diff --git a/arch/openrisc/kernel/smp.c b/arch/openrisc/kernel/smp.c index 1c5a2d7..86da4bc 100644 --- a/arch/openrisc/kernel/smp.c +++ b/arch/openrisc/kernel/smp.c @@ -57,10 +57,6 @@ static void boot_secondary(unsigned int cpu, struct task_struct *idle) spin_unlock(&boot_lock); } -void __init smp_prepare_boot_cpu(void) -{ -} - void __init smp_init_cpus(void) { struct device_node *cpu; diff --git a/arch/riscv/kernel/smpboot.c b/arch/riscv/kernel/smpboot.c index 519b6bd..c4ed7d9 100644 --- a/arch/riscv/kernel/smpboot.c +++ b/arch/riscv/kernel/smpboot.c @@ -42,10 +42,6 @@ static DECLARE_COMPLETION(cpu_running); -void __init smp_prepare_boot_cpu(void) -{ -} - void __init smp_prepare_cpus(unsigned int max_cpus) { int cpuid; diff --git a/arch/sparc/kernel/smp_64.c b/arch/sparc/kernel/smp_64.c index f3969a3..a0cc9bb 100644 --- a/arch/sparc/kernel/smp_64.c +++ b/arch/sparc/kernel/smp_64.c @@ -1206,10 +1206,6 @@ void __init smp_prepare_cpus(unsigned int max_cpus) { } -void smp_prepare_boot_cpu(void) -{ -} - void __init smp_setup_processor_id(void) { if (tlb_type == spitfire) diff --git a/arch/x86/include/asm/smp.h b/arch/x86/include/asm/smp.h index 4fab2ed..31edeab 100644 --- a/arch/x86/include/asm/smp.h +++ b/arch/x86/include/asm/smp.h @@ -59,11 +59,6 @@ static inline void stop_other_cpus(void) smp_ops.stop_other_cpus(1); } -static inline void smp_prepare_boot_cpu(void) -{ - smp_ops.smp_prepare_boot_cpu(); -} - static inline void smp_prepare_cpus(unsigned int max_cpus) { smp_ops.smp_prepare_cpus(max_cpus); diff --git a/arch/x86/kernel/smpboot.c b/arch/x86/kernel/smpboot.c index 3f57ce6..980782b 100644 --- a/arch/x86/kernel/smpboot.c +++ b/arch/x86/kernel/smpboot.c @@ -1187,6 +1187,11 @@ void __init smp_prepare_cpus_common(void) set_cpu_sibling_map(0); } +void __init smp_prepare_boot_cpu(void) +{ + smp_ops.smp_prepare_boot_cpu(); +} + #ifdef CONFIG_X86_64 /* Establish whether parallel bringup can be supported. */ bool __init arch_cpuhp_init_parallel_bringup(void) diff --git a/include/linux/smp.h b/include/linux/smp.h index e87520d..b845929 100644 --- a/include/linux/smp.h +++ b/include/linux/smp.h @@ -105,6 +105,12 @@ static inline void on_each_cpu_cond(smp_cond_func_t cond_func, on_each_cpu_cond_mask(cond_func, func, info, wait, cpu_online_mask); } +/* + * Architecture specific boot CPU setup. Defined as empty weak function in + * init/main.c. Architectures can override it. + */ +void smp_prepare_boot_cpu(void); + #ifdef CONFIG_SMP #include @@ -171,12 +177,6 @@ void generic_smp_call_function_single_interrupt(void); #define generic_smp_call_function_interrupt \ generic_smp_call_function_single_interrupt -/* - * Mark the boot cpu "online" so that it can call console drivers in - * printk() and can access its per-cpu storage. - */ -void smp_prepare_boot_cpu(void); - extern unsigned int setup_max_cpus; extern void __init setup_nr_cpu_ids(void); extern void __init smp_init(void); @@ -203,7 +203,6 @@ static inline void up_smp_call_function(smp_call_func_t func, void *info) (up_smp_call_function(func, info)) static inline void smp_send_reschedule(int cpu) { } -#define smp_prepare_boot_cpu() do {} while (0) #define smp_call_function_many(mask, func, info, wait) \ (up_smp_call_function(func, info)) static inline void call_function_init(void) { } diff --git a/init/main.c b/init/main.c index e24b078..d60bc4b 100644 --- a/init/main.c +++ b/init/main.c @@ -776,6 +776,10 @@ void __init __weak smp_setup_processor_id(void) { } +void __init __weak smp_prepare_boot_cpu(void) +{ +} + # if THREAD_SIZE >= PAGE_SIZE void __init __weak thread_stack_cache_init(void) {