Received-SPF: pass (google.com: domain of linux-kernel+bounces-90808-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Will Deacon <will@kernel.org>
To: jonathan.cameron@huawei.com,
	Junhao He <hejunhao3@huawei.com>
Cc: catalin.marinas@arm.com,
	kernel-team@android.com,
	Will Deacon <will@kernel.org>,
	linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linuxarm@huawei.com,
	yangyicong@huawei.com,
	prime.zeng@hisilicon.com
Subject: Re: [PATCH v2] drivers/perf: hisi: Enable HiSilicon Erratum 162700402 quirk for HIP09
Date: Mon,  4 Mar 2024 15:17:52 +0000
Message-Id: <170956177083.3267340.13885181696312614288.b4-ty@kernel.org>
In-Reply-To: <20240227125231.53127-1-hejunhao3@huawei.com>
References: <20240227125231.53127-1-hejunhao3@huawei.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit

On Tue, 27 Feb 2024 20:52:31 +0800, Junhao He wrote:
> HiSilicon UC PMU v2 suffers the erratum 162700402 that the PMU counter
> cannot be set due to the lack of clock under power saving mode. This will
> lead to error or inaccurate counts. The clock can be enabled by the PMU
> global enabling control.
> 
> This patch tries to fix this by set the UC PMU enable before set event
> period to turn on the clock, and then restore the UC PMU configuration.
> The counter register can hold its value without a clock.
> 
> [...]

Applied to will (for-next/perf), thanks!

[1/1] drivers/perf: hisi: Enable HiSilicon Erratum 162700402 quirk for HIP09
      https://git.kernel.org/will/c/e10b6976f6b9

Cheers,
-- 
Will

https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev