Received: by 2002:a89:2c3:0:b0:1ed:23cc:44d1 with SMTP id d3csp133209lqs; Mon, 4 Mar 2024 18:29:52 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWHo+26Le/MjItNAQJSdc9IzqSsSYRa/MlghLvDqEAOY/+6MyrOLY7dIvfRTFsV54NPh7I/lznAG37T3aMq5zqaSoc4jXTDOoQhtDVEcg== X-Google-Smtp-Source: AGHT+IEKPCXRRKE5Ea7Xc3zUvVYniIUq/0D0yktlqF3MK7voId2MDcpxki7VCXbl5JHUlLXI4uiQ X-Received: by 2002:ac8:5952:0:b0:42e:74bb:6918 with SMTP id 18-20020ac85952000000b0042e74bb6918mr680700qtz.1.1709605792457; Mon, 04 Mar 2024 18:29:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709605792; cv=pass; d=google.com; s=arc-20160816; b=qRFjOseLTYw/vpgHImdIYut+2ie6x67csJUOh9kBDITDhZKltLRCIU27gHAULbGX3G yduPE2X8ppWs8pZTIvvzKTx8XobW3oODwMEozNLtEUnN7ztglQZAlwxcg+7AmFIIL59Y b77JvyW83LFuD/c27XSaLun1vEv3H2HWoQH1WQdycZs+9y86TiDK/fDAiT0SEmnmmwPp uQF6AJ8sMULzvMriPN+/W48WqirX7rDCL04OFSVO5SteI8jDmxPSmykXDS59T81NUtJR uqqgAJTQaOQiUQ3AiPwiRo0R6rid2AemaWJvb5+mWg+0yMqqSUewtjj3nx7ukSv1hMRi YMkw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:date:message-id:dkim-signature; bh=2b9nRXzFsLLa6D+y2h2q0o+VqNgp9ccSQYjRl0iIY3c=; fh=wHmVcI89/2l6bd/ohPG38oFRPXcOqE0fGo414C/5c1Q=; b=EaizFLjiWzQMknFyrlma8MOe7BoTMTZ16CeGhCtn23sV1+8U4aR6bvNmeYdOwjoeiL b9MbY+VYJoLjG3T6PfLHrrVL8AI//T3e91612ZjS9QXSDubNNT+qiNZ+WLuzq1/yuB9L HFazgrVu9Wx8n0yJCpZ3uY0PZESnE9iOeRdMb0pYQGIrap00MIb02s7HTVxSkGNtDIMi OVTlUcpe6qszKBQBaXhn65ZgQXvjM8GzCptJOvOYYtsopywBh1nVBiPmrQGLy4o81ytF MICa8DVZSNmZMsTUDk+mu00OX+mdZNDpPVNYl19naDXp5/l2RiK24HKNxdB/SM33l1Ov 6tHw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=H39OHnKs; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-91557-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-91557-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id i15-20020ac85c0f000000b0042ef8943cfdsi2208419qti.590.2024.03.04.18.29.52 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Mar 2024 18:29:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-91557-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=H39OHnKs; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-91557-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-91557-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 2881F1C213F6 for ; Tue, 5 Mar 2024 02:29:52 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 6AA11182C3; Tue, 5 Mar 2024 02:29:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="H39OHnKs" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D617511733; Tue, 5 Mar 2024 02:29:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.11 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709605784; cv=none; b=Dc6MqvaQQ0u+RvsU6ftjpu0foDHdcvs1tVo4LrVfHwYk5VDxkj9seXy9x2fHcsdjRtO5FYybb9dEu+r8YswAfYhKbIWkX8gWs2t5gREtePDPVZkHNaJrnYXARb0/W/NJNxBGDRva62QKQJhLYFYayJV0CCwM1ztg3iQYyE8OFxM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709605784; c=relaxed/simple; bh=kMQiorKwHCKwnp4fFfajosrP8OJsS4etv+soto8RClg=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=g0FGGisybMsbTTRL3VFIzBzsF4mVJzTooORfU3i5tW+n+oXsQ7L1aXfCyW+oqOV4751Rv/VZPBpZjPhq1vwDHja2NGptGf//3ldaG/IZZ+4CQ4wq4oBl3tYBnRhQFJdhLXbPhNyBVjceytHfJ67GClOXcZdrMzVGcYd8TiffqiM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=H39OHnKs; arc=none smtp.client-ip=192.198.163.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1709605783; x=1741141783; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=kMQiorKwHCKwnp4fFfajosrP8OJsS4etv+soto8RClg=; b=H39OHnKsC6jLfrcMpTt8YBesmX8DIPSo6rhRRjJ7qpf6/l93YfX4qvLS b1wXYZEU+izgJ/299y9dcB6QoterSbbuG+ySKgfohEHoawZB7W9/BRwMV vNZ92gFuTTrJi/HPRfBEZMtfDmFJ4Gw5MTjTPzoVr0hrXPF2wjkxogNfh jn4FIEsOWH10n8SpPKDI7XS3mIzLJ4/w6l/u4PWcFelhpS9LrjyLGlrId eBJUuaqn0mee9hsOjPnIIg51K8tUlgpvSGx6XzxxcdaThDNo5q8BNJ69Q h939P4PlO0sFIiWLNsYAdf6M9FwdESicywGb+GGc8ElQf0sK0WICv+vC5 Q==; X-IronPort-AV: E=McAfee;i="6600,9927,11003"; a="14776924" X-IronPort-AV: E=Sophos;i="6.06,205,1705392000"; d="scan'208";a="14776924" Received: from orviesa002.jf.intel.com ([10.64.159.142]) by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Mar 2024 18:29:42 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,205,1705392000"; d="scan'208";a="40088841" Received: from zhaohaif-mobl.ccr.corp.intel.com (HELO [10.124.229.115]) ([10.124.229.115]) by orviesa002-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Mar 2024 18:29:39 -0800 Message-ID: Date: Tue, 5 Mar 2024 10:29:36 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH pci-next] pci/edr: Ignore Surprise Down error on hot removal To: Kuppuswamy Sathyanarayanan , bhelgaas@google.com, lukas@wunner.de Cc: Smita.KoralahalliChannabasappa@amd.com, ilpo.jarvinen@linux.intel.com, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, kbusch@kernel.org References: <20240304090819.3812465-1-haifeng.zhao@linux.intel.com> <71acbf58-a05d-4842-bc6b-c4e66e1a2b58@linux.intel.com> From: Ethan Zhao In-Reply-To: <71acbf58-a05d-4842-bc6b-c4e66e1a2b58@linux.intel.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 3/5/2024 4:10 AM, Kuppuswamy Sathyanarayanan wrote: > On 3/4/24 1:08 AM, Ethan Zhao wrote: >> Per PCI firmware spec r3.3 sec 4.6.12, for firmware first mode DPC >> handling path, FW should clear UC errors logged by port and bring link >> out of DPC, but because of ambiguity of wording in the spec, some BIOSes >> doesn't clear the surprise down error and the error bits in pci status, > As Lukas mentioned, please include the hardware and BIOS version > where you see this issue. Reproduced on "Hardware name: Intel Corporation ArcherCity/ArcherCity, BIOS EGSDCRB1.86B.0107.D20.2310211929 10/21/2023" > >> still notify OS to handle it. thus following trick is needed in EDR when >> double reporting (hot removal interrupt && dpc notification) is hit. > EDR notification is generally used when a firmware wants OS to invalidate > or recover the error state of child devices when handling a containment event. > Since this DPC event is a side effect of async removal, there is no recovery > involved. So there is no value in firmware notifying the OS via an ACPI notification > and then OS ignoring it. > > If you check the PCIe firmware spec, sec 4.6.12, IMPLEMENTATION NOTE, it > recommends firmware to ignore the DPC due to hotplug surprise. My understanding is the same, let firmware to ignore the errors and bring it out of DPC. But due to the wording like: "FW should not issue Notify(0xF) to avoid doule reporting. FW should clear *other* UC errors logged by port(if any) and bring link out of DPC if it has entered DPC." Some BIOS writers have different understanding, wouldn't clear the surprise down error. Thanks, Ethan > >> https://patchwork.kernel.org/project/linux-pci/patch/20240207181854. >> 121335-1-Smita.KoralahalliChannabasappa@amd.com/ >> >> Signed-off-by: Ethan Zhao >> --- >> drivers/pci/pci.h | 1 + >> drivers/pci/pcie/dpc.c | 9 +++++---- >> drivers/pci/pcie/edr.c | 3 +++ >> 3 files changed, 9 insertions(+), 4 deletions(-) >> >> diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h >> index 50134b5e3235..3787bb32e724 100644 >> --- a/drivers/pci/pci.h >> +++ b/drivers/pci/pci.h >> @@ -443,6 +443,7 @@ void pci_save_dpc_state(struct pci_dev *dev); >> void pci_restore_dpc_state(struct pci_dev *dev); >> void pci_dpc_init(struct pci_dev *pdev); >> void dpc_process_error(struct pci_dev *pdev); >> +bool dpc_handle_surprise_removal(struct pci_dev *pdev); >> pci_ers_result_t dpc_reset_link(struct pci_dev *pdev); >> bool pci_dpc_recovered(struct pci_dev *pdev); >> #else >> diff --git a/drivers/pci/pcie/dpc.c b/drivers/pci/pcie/dpc.c >> index 98b42e425bb9..be79f205e04c 100644 >> --- a/drivers/pci/pcie/dpc.c >> +++ b/drivers/pci/pcie/dpc.c >> @@ -319,8 +319,10 @@ static void pci_clear_surpdn_errors(struct pci_dev *pdev) >> pcie_capability_write_word(pdev, PCI_EXP_DEVSTA, PCI_EXP_DEVSTA_FED); >> } >> >> -static void dpc_handle_surprise_removal(struct pci_dev *pdev) >> +bool dpc_handle_surprise_removal(struct pci_dev *pdev) >> { >> + if (!dpc_is_surprise_removal(pdev)) >> + return false; >> if (!pcie_wait_for_link(pdev, false)) { >> pci_info(pdev, "Data Link Layer Link Active not cleared in 1000 msec\n"); >> goto out; >> @@ -338,6 +340,7 @@ static void dpc_handle_surprise_removal(struct pci_dev *pdev) >> out: >> clear_bit(PCI_DPC_RECOVERED, &pdev->priv_flags); >> wake_up_all(&dpc_completed_waitqueue); >> + return true; >> } >> >> static bool dpc_is_surprise_removal(struct pci_dev *pdev) >> @@ -362,10 +365,8 @@ static irqreturn_t dpc_handler(int irq, void *context) >> * According to PCIe r6.0 sec 6.7.6, errors are an expected side effect >> * of async removal and should be ignored by software. >> */ >> - if (dpc_is_surprise_removal(pdev)) { >> - dpc_handle_surprise_removal(pdev); >> + if (dpc_handle_surprise_removal(pdev)) >> return IRQ_HANDLED; >> - } >> >> dpc_process_error(pdev); >> >> diff --git a/drivers/pci/pcie/edr.c b/drivers/pci/pcie/edr.c >> index 5f4914d313a1..556edfb2696a 100644 >> --- a/drivers/pci/pcie/edr.c >> +++ b/drivers/pci/pcie/edr.c >> @@ -184,6 +184,9 @@ static void edr_handle_event(acpi_handle handle, u32 event, void *data) >> goto send_ost; >> } >> >> + if (dpc_handle_surprise_removal(edev)) >> + goto send_ost; >> + >> dpc_process_error(edev); >> pci_aer_raw_clear_status(edev); >> >> >> base-commit: a66f2b4a4d365dc4bac35576f3a9d4f5982f1d63