Received-SPF: pass (google.com: domain of linux-kernel+bounces-92638-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Tue, 05 Mar 2024 10:54:55 -0500
Subject: [PATCH v3 1/4] arm64: dts: imx8: add cm40 subsystem dtsi
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240305-m4_lpuart-v3-1-592463ef1d22@nxp.com>
References: <20240305-m4_lpuart-v3-0-592463ef1d22@nxp.com>
In-Reply-To: <20240305-m4_lpuart-v3-0-592463ef1d22@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Dong Aisheng <aisheng.dong@nxp.com>, 
 Alexander Stein <alexander.stein@ew.tq-group.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?aS8yOFplbkNpNGVEdWVreDZSSnVSYlNzcklkN0FsNnpMWmROYjhqZ2VhUm5Z?=
 =?utf-8?B?MTZ4MXpuK1NrbFJyNGNrUkh0dWowMzVtd1VQU0NSNDB0Q3plUWkxN3ZUOW1z?=
 =?utf-8?B?YUtMQnF6NE8wYnh2UTIvS3pqV2k3MGlPZmFaVllpU3pLazU2QnRWS292bjdl?=
 =?utf-8?B?TVo0NkVSREtnUHFiRTFZRGQ3bnA5STdsVDF0M2hnYXY4OWhNbDZtTDE5N1g1?=
 =?utf-8?B?cWNrSEFIanJ6YU1yeGdVL2xLZ21NSXlTUFpKYTNhTjBmRml3aEMzRXdjUDJx?=
 =?utf-8?B?QzV3RktFRDhRNUFxbi9KY3FBZXhTUW5kRkZEdDdFY1d5YUVMc04rSHlVTmN2?=
 =?utf-8?B?VEVOUHlWTUFqc2dMQlMrSjNJZnplL3ptMmdVcEJLMC9hZmZPTUlJc1l1OUla?=
 =?utf-8?B?UWcycllLTlhPUEMyNlYxQk1IbHhvWDF0VEQ4TjN6NkNHaHJ3YzVqY3VXelNk?=
 =?utf-8?B?S1VTVmo0U2QreGhLclJDL01KQVJEOWR1OTVtT3BGU2orU2FBeGw5STkzam9U?=
 =?utf-8?B?MUg4TkZBWGlWS2Q3N3A0eVVDajhPSEt2VUFiMzRTUm9wYTdvZk9IenZmeEdG?=
 =?utf-8?B?OG9KTEdzSGU0SjhWVnJmVmpXMTE2NHJjTVkxNE9ZOHp5bk9SSXdTOTQvR3Zj?=
 =?utf-8?B?RUZJbnRBaDVINXFVVTdQcnJCNEs0YTg3S3ZOQitHemQ0UHR3dU5wclUxUkp3?=
 =?utf-8?B?VzdqSDJDODg2bVJlU3crRGs3WUZRK3lRam93U0gxVTBjdFk4b1E1MVVaU2Nj?=
 =?utf-8?B?MUFEaXFBOWcrWnJQejg0N1dueHRCT1grQ2dSVHM2ajk2T2RqT0ViUk9ISFc0?=
 =?utf-8?B?NTBoSG5xV1N2eFRZdUN6bWF0Ynd5cWxqeHdBOWw1S29lRUkzWms5NDJVQzBE?=
 =?utf-8?B?Q3lMWlNYWXllZ1BkQ3JWOHVqREdYcU5meDZnTkcxRFJGaTV4b1VmSVI1TUNn?=
 =?utf-8?B?QysxUWR4SDVRY3hzVUlBc1dpMkNuUjVmOG05bXpxMTBzazlUUktlU2IwUDY0?=
 =?utf-8?B?dkdsRFdOa1o2R3F1M0JaLytqNXdUNVRDLzRCa2tUSkZtcjZZYjVhbklZbXV1?=
 =?utf-8?B?c1lFQTJ4Lys2bXhaT3NzMHYzRm5aOEN5cFduOGN4aFVNbzRKb05mSGwwU29F?=
 =?utf-8?B?VHFQWndYcXR0NE9YMlJiaWdKdmxNMXVHLytUa090KzlvWkZkVHdjL0FWYThD?=
 =?utf-8?B?MHprbU9WdndSVU1yN1NKRWVoSE5PYzJPUEszcGI1UXE4ZVNtbURpNTVtOGFm?=
 =?utf-8?B?OE9HZldoaWYya3V1d3ZnTE9uOVEyYkxLV1FOVkU0NjZUc1V1M3RjcUQ5MlFa?=
 =?utf-8?B?d0VkNTJ0Y2cxbzR4OWxGRkRKUzJ2eUkxbnh4RlJDa3RKVFM5WUhCd211QXBm?=
 =?utf-8?B?WlMxKy9WMTRpYVE5MVFRZ09VSTJNdk95eVZUY0d1SUtSR2VvNW02c1hYWkFP?=
 =?utf-8?B?Y0JIaVZDbkMzN1lpenA3M1Y5MGgzOUlNSS9tMlRGY21aRkNVZjl3VlkrSjFi?=
 =?utf-8?B?MUhNdEk3UzFtc0lSNUpNRHlhSld2NnNzbVdYVGp1TndOUkpnV0NTNnU4ejdq?=
 =?utf-8?B?eldRK3Rwb2htdUhrM2tNbUhMTnhZeEc1K1BsL0lNbDZFMlJmL2ZsQ1dFcjVJ?=
 =?utf-8?B?N0xBenVsOUVhTFJjN0tKTkFtdzR1a09hcUpKZGZLRis4SFlhdXpHTDZCNVY5?=
 =?utf-8?B?ZGcrQWpCVzlNMVFwcTVObUlTQ3ZUa0xabnNndjFyai9MUG1sRzMvUTBBc3M1?=
 =?utf-8?B?M1lkSDNDODJVaEJyVXllM2RkZ3Z2MXdQZ0NtWW9yNG5sbHk2VGVtaVNyemFC?=
 =?utf-8?B?QVVvUVJUSjZjdEQ0K0tGZ3l2QVpHaHFnc2dhcjAxNTVXRUtQYlJydDVqdGVW?=
 =?utf-8?B?WFZHM21wS0JpZElaMU03NEgweGptdUdWNUttdm5LM20xdy8xb0NiYUhESStC?=
 =?utf-8?B?a3p3QXp6cGVFbUdMRkh3TWY3Nyt6WW9KUnIxOVNOTGxuRE1ZOE9Bc1VTV3ZD?=
 =?utf-8?B?ZVg4RXV4YzkybFBSK2xqaXNwc3pwTTJVVDRDdElqZTNLbDdVWjg1cURiUGs2?=
 =?utf-8?B?enlEOHlKYVdZY21td2RRc3VUd1QvUEgwcS90UThmZm1PVHhxaWcyL3ZsYWtR?=
 =?utf-8?Q?du0i2VbNZm/6E6wU3E4qWFRX2?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 07bf7838-2841-4541-841b-08dc3d2ca38b
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Mar 2024 15:55:11.2221
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 1J45bCHWWdo5Z+xyULOihR0kYQKXZQJIkGWoNn59dLHMv8anbhpQseBpTEDnti/9bV+aF8lOhqZJMMWEbrHcuw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR04MB7780

From: Dong Aisheng <aisheng.dong@nxp.com>

Add cm40 subsystem dtsi.

Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 67 +++++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8dxl.dtsi      |  2 +
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi      |  1 +
 3 files changed, 70 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
new file mode 100644
index 0000000000000..e918ebd76094d
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -0,0 +1,67 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ *	Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <dt-bindings/firmware/imx/rsrc.h>
+
+cm40_ipg_clk: clock-cm40-ipg {
+	compatible = "fixed-clock";
+	#clock-cells = <0>;
+	clock-frequency = <132000000>;
+	clock-output-names = "cm40_ipg_clk";
+};
+
+cm40_subsys: bus@34000000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
+	interrupt-parent = <&cm40_intmux>;
+
+	cm40_i2c: i2c@37230000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x37230000 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm40_i2c_lpcg 0>,
+			 <&cm40_i2c_lpcg 1>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+		status = "disabled";
+	};
+
+	cm40_intmux: intmux@37400000 {
+		compatible = "fsl,imx-intmux";
+		reg = <0x37400000 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		clocks = <&cm40_ipg_clk>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_M4_0_INTMUX>;
+		status = "disabled";
+	};
+
+	cm40_i2c_lpcg: clock-controller@37630000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37630000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "cm40_lpcg_i2c_clk",
+				     "cm40_lpcg_i2c_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
index a0674c5c55766..9d49c75a26222 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
@@ -5,6 +5,7 @@
 
 #include <dt-bindings/clock/imx8-clock.h>
 #include <dt-bindings/dma/fsl-edma.h>
+#include <dt-bindings/clock/imx8-lpcg.h>
 #include <dt-bindings/firmware/imx/rsrc.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
@@ -231,6 +232,7 @@ xtal24m: clock-xtal24m {
 	};
 
 	/* sorted in register address */
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-adma.dtsi"
 	#include "imx8-ss-conn.dtsi"
 	#include "imx8-ss-ddr.dtsi"
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
index 10e16d84c0c3b..0313f295de2e9 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -317,6 +317,7 @@ map0 {
 	/* sorted in register address */
 	#include "imx8-ss-img.dtsi"
 	#include "imx8-ss-vpu.dtsi"
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-gpu0.dtsi"
 	#include "imx8-ss-adma.dtsi"
 	#include "imx8-ss-conn.dtsi"

-- 
2.34.1