Received: by 2002:a89:2c3:0:b0:1ed:23cc:44d1 with SMTP id d3csp933996lqs; Wed, 6 Mar 2024 00:51:42 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCVO9znIiQuYzFnr7qb69DuP9/kMnIekZzWqbIZpKAs42nHjpM3yoddq+VQb3aDOKdzw++A1H1elXwsccA6h6cHptLM1NQfn3amrb2+XUw== X-Google-Smtp-Source: AGHT+IFuOME6uzJ638ov55YQax1vkh7LaxqRDzyTxKDCepRRbWA0slJHmpEGFk606L09FNOg7kW4 X-Received: by 2002:a05:6a20:80c3:b0:1a1:4d4d:ca8d with SMTP id d3-20020a056a2080c300b001a14d4dca8dmr3421187pza.50.1709715102144; Wed, 06 Mar 2024 00:51:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709715102; cv=pass; d=google.com; s=arc-20160816; b=q5dvUuHhiOTdM7BRD9eIpFs83DEYoG65ihDErlV6V2UIRC3iyrokg8TXGvtCiqbBms TnPRFwzl22ZqoawGCoXcwZR2BBW82hAQuHtLrwrxVzLfD20Wl3PTOIX9wmanKri2Y67G kTSPd5eIezb8VRNMpKzJqA4oneaGaBa+R+77yozu7akW9sehEmkI9od4WgS6Vs4LtsAu 4XOFgVgbSzDlNm2U2dwLhbp38emiwRqKUiM4w+jXFUHjim0qqjH3Qq2CI7vwGi3oT8IE 98p+Td+e5aa9VEJxpYt3lEGPwHh96rmNilEtX2DhBTykgxGwXvgL+ltlbDqiMxoPRlcm rnOw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=RQB7x945dx/H67tAIUZBGi1W3dDSYTOfq7DDEK/p/qY=; fh=Yek51KtWkuS8F9wIb61YhKBdNUJJ2f/R79g/JeL1hhg=; b=Z7u8TxdRYsjOoDlJFdAGSLUPNb2UWeOyWtJEgAo7m2nkeda7DqRZ9hibKCiCWM0Hpo CyzC1qZlAilVcp9m2rYIZK30KuF1XXfzG4piPql24soa9Me64JKVGOIgqGlYBRyx2B2x nSyNRqr+pRfaKHvsHIPnzkxL5eqX5qIUrPfnnFVaMXGhZgA06wIAXIFB7uAY7lBlsjMS bDQG5A0C37eROrZshoSlTt6Ee5nwvHnuyXRnLV3A84N5b7iYAZKsKXIh2mWF7bB454Kl DahsUiErKNDvLRyuCdd2/JkHrWrsXJdVd39+cMmCBSQ4uANH7pJ8Gf6k/WTVco33ZbnB UySw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=A482mebl; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-93536-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-93536-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id v5-20020a170903238500b001dca843f0bcsi11672272plh.443.2024.03.06.00.51.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Mar 2024 00:51:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-93536-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=A482mebl; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-93536-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-93536-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id C8CD12828D5 for ; Wed, 6 Mar 2024 08:51:41 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5106E5DF06; Wed, 6 Mar 2024 08:51:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="A482mebl" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D3A39470; Wed, 6 Mar 2024 08:51:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709715084; cv=none; b=cM6vCjKnFJ7GJo4pcyDXvRIjXfhRCmLKQSLSUoAGtMou4ja75Sjlv+xmcCems6BiTfUVRjVwiFzTJKhRhDFzbJUYcfcyypl0irSQOGQrcnm0m/Es4BPmNa8n6pTD08Mn5iAm9ukmECuf64GJbS2LtVUH20DKdN+XPqKWVsAXaCo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709715084; c=relaxed/simple; bh=hvDzNxyewvkVverT9jiRcWpfDCfHxMqva5IwrLIcB+A=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=tWusvitHLl8HBo/R2AKvE/yjdGDePJjQIGdHfuKlHJwRL8YOx2CcYrWAORA8w8TtHB6H5IX8mFkU7Z9L16QBx8xQ0spvfLLdpR/6wZ9Z1wnnj813Fl294G/ItNaM6gy7+u+CWQ6WB1tKh8lnKBtVZTwHcJr4AfZAS3kleHyXnIo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=A482mebl; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1709715082; x=1741251082; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=hvDzNxyewvkVverT9jiRcWpfDCfHxMqva5IwrLIcB+A=; b=A482mebl3LMfH/1YELJZXhajuIhoOWjZdAVBztLpt8gFp8MFq9XAbxuD 6/Uf4iEJQQ+Bjb+h302x/f7UoDK7kcI51nAO/QpQu0pE71irc00omAoxr piHUMiSbm8kT/ahl2gdJNm2M2tqN42cLmRFA6LHrrKBNOzG1vm9NSe1VB /3DbKBTBc9ZzGZixOtb+pINhFT03lm4qJoYvZBj2Yq5LAustdJsmOU6iJ xsYgQmjrc8fv3SJjqJCV7ia+7p0h42XIUPSn5xVHDt0nYKQe4DKBODeP5 XPhxkb+YnpZcEP4vwXqoTqw590o/CyT1eWsmFs33vZi6Lrj5tNGaiRRFM g==; X-CSE-ConnectionGUID: D37j0VVORIyxmw0YyEEuxg== X-CSE-MsgGUID: k2yEOvMmQvuTVhgUYbs2lg== X-IronPort-AV: E=Sophos;i="6.06,207,1705388400"; d="scan'208";a="18916093" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 06 Mar 2024 01:51:20 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 6 Mar 2024 01:51:02 -0700 Received: from CHE-LT-I17164LX.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 6 Mar 2024 01:50:54 -0700 From: Parthiban Veerasooran To: , , , , , , , , , , , , , , , , , , , CC: , , , , , , Parthiban Veerasooran Subject: [PATCH net-next v3 03/12] net: ethernet: oa_tc6: implement register read operation Date: Wed, 6 Mar 2024 14:20:08 +0530 Message-ID: <20240306085017.21731-4-Parthiban.Veerasooran@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240306085017.21731-1-Parthiban.Veerasooran@microchip.com> References: <20240306085017.21731-1-Parthiban.Veerasooran@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Implement register read operation according to the control communication specified in the OPEN Alliance 10BASE-T1x MACPHY Serial Interface document. Control read commands are used by the SPI host to read registers within the MAC-PHY. Each control read commands are composed of a 32 bits control command header. The MAC-PHY ignores all data from the SPI host following the control header for the remainder of the control read command. Control read commands can read either a single register or multiple consecutive registers. When multiple consecutive registers are read, the address is automatically post-incremented by the MAC-PHY. Reading any unimplemented or undefined registers shall return zero. Signed-off-by: Parthiban Veerasooran --- drivers/net/ethernet/oa_tc6.c | 84 ++++++++++++++++++++++++++++++++++- include/linux/oa_tc6.h | 3 ++ 2 files changed, 85 insertions(+), 2 deletions(-) diff --git a/drivers/net/ethernet/oa_tc6.c b/drivers/net/ethernet/oa_tc6.c index 82131f865fe7..35e377577ba4 100644 --- a/drivers/net/ethernet/oa_tc6.c +++ b/drivers/net/ethernet/oa_tc6.c @@ -38,6 +38,7 @@ enum oa_tc6_header_type { }; enum oa_tc6_register_op { + OA_TC6_CTRL_REG_READ = 0, OA_TC6_CTRL_REG_WRITE = 1, }; @@ -113,7 +114,8 @@ static void oa_tc6_prepare_ctrl_spi_buf(struct oa_tc6 *tc6, u32 address, *tx_buf = oa_tc6_prepare_ctrl_header(address, length, reg_op); - oa_tc6_update_ctrl_write_data(tc6, value, length); + if (reg_op == OA_TC6_CTRL_REG_WRITE) + oa_tc6_update_ctrl_write_data(tc6, value, length); } static int oa_tc6_check_ctrl_write_reply(struct oa_tc6 *tc6, u8 size) @@ -132,6 +134,30 @@ static int oa_tc6_check_ctrl_write_reply(struct oa_tc6 *tc6, u8 size) return 0; } +static int oa_tc6_check_ctrl_read_reply(struct oa_tc6 *tc6, u8 size) +{ + u32 *tx_buf = tc6->spi_ctrl_tx_buf; + u32 *rx_buf = tc6->spi_ctrl_rx_buf + OA_TC6_CTRL_IGNORED_SIZE; + + /* The echoed control read header must match with the one that was + * transmitted. + */ + if (*tx_buf != *rx_buf) + return -ENODEV; + + return 0; +} + +static void oa_tc6_copy_ctrl_read_data(struct oa_tc6 *tc6, u32 value[], + u8 length) +{ + __be32 *rx_buf = tc6->spi_ctrl_rx_buf + OA_TC6_CTRL_IGNORED_SIZE + + OA_TC6_CTRL_HEADER_SIZE; + + for (int i = 0; i < length; i++) + value[i] = be32_to_cpu(*rx_buf++); +} + static int oa_tc6_perform_ctrl(struct oa_tc6 *tc6, u32 address, u32 value[], u8 length, enum oa_tc6_register_op reg_op) { @@ -152,8 +178,62 @@ static int oa_tc6_perform_ctrl(struct oa_tc6 *tc6, u32 address, u32 value[], } /* Check echoed/received control write command reply for errors */ - return oa_tc6_check_ctrl_write_reply(tc6, size); + if (reg_op == OA_TC6_CTRL_REG_WRITE) + return oa_tc6_check_ctrl_write_reply(tc6, size); + + /* Check echoed/received control read command reply for errors */ + ret = oa_tc6_check_ctrl_read_reply(tc6, size); + if (ret) + return ret; + + oa_tc6_copy_ctrl_read_data(tc6, value, length); + + return 0; +} + +/** + * oa_tc6_read_registers - function for reading multiple consecutive registers. + * @tc6: oa_tc6 struct. + * @address: address of the first register to be read in the MAC-PHY. + * @value: values to be read from the starting register address @address. + * @length: number of consecutive registers to be read from @address. + * + * Maximum of 128 consecutive registers can be read starting at @address. + * + * Returns 0 on success otherwise failed. + */ +int oa_tc6_read_registers(struct oa_tc6 *tc6, u32 address, u32 value[], + u8 length) +{ + int ret; + + if (!length || length > OA_TC6_CTRL_MAX_REGISTERS) { + dev_err(&tc6->spi->dev, "Invalid register length parameter\n"); + return -EINVAL; + } + + mutex_lock(&tc6->spi_ctrl_lock); + ret = oa_tc6_perform_ctrl(tc6, address, value, length, + OA_TC6_CTRL_REG_READ); + mutex_unlock(&tc6->spi_ctrl_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(oa_tc6_read_registers); + +/** + * oa_tc6_read_register - function for reading a MAC-PHY register. + * @tc6: oa_tc6 struct. + * @address: register address of the MAC-PHY to be read. + * @value: value read from the @address register address of the MAC-PHY. + * + * Returns 0 on success otherwise failed. + */ +int oa_tc6_read_register(struct oa_tc6 *tc6, u32 address, u32 *value) +{ + return oa_tc6_read_registers(tc6, address, value, 1); } +EXPORT_SYMBOL_GPL(oa_tc6_read_register); /** * oa_tc6_write_registers - function for writing multiple consecutive registers. diff --git a/include/linux/oa_tc6.h b/include/linux/oa_tc6.h index 99c490f1c8a8..85aeecf87306 100644 --- a/include/linux/oa_tc6.h +++ b/include/linux/oa_tc6.h @@ -15,3 +15,6 @@ struct oa_tc6 *oa_tc6_init(struct spi_device *spi); int oa_tc6_write_register(struct oa_tc6 *tc6, u32 address, u32 value); int oa_tc6_write_registers(struct oa_tc6 *tc6, u32 address, u32 value[], u8 length); +int oa_tc6_read_register(struct oa_tc6 *tc6, u32 address, u32 *value); +int oa_tc6_read_registers(struct oa_tc6 *tc6, u32 address, u32 value[], + u8 length); -- 2.34.1