Received: by 2002:ab2:3319:0:b0:1ef:7a0f:c32d with SMTP id i25csp481760lqc; Fri, 8 Mar 2024 03:26:01 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCV0RNzh+i8xODvTDclpaUSet/z2cwmQBpMmKeocO+0UuREPG+ziznRsyVvqzr22kEINptckT9mACsjdMSMeOcz26bnVZqcjsOeEk5wlCA== X-Google-Smtp-Source: AGHT+IHgYxp+dYNAbg/brn22LsnHkHnKA8JSBHQPyo/NxohBjw0sxpdwWcYjwPWEElcnRXAF4VFJ X-Received: by 2002:a05:6a20:9390:b0:1a1:8809:f35b with SMTP id x16-20020a056a20939000b001a18809f35bmr416792pzh.26.1709897160891; Fri, 08 Mar 2024 03:26:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709897160; cv=pass; d=google.com; s=arc-20160816; b=CtogPVGVWtwKh9g10fG75Fc5QgO8+Rxn60drof0CrRz6BrBmt/yeWypyJ+wjzD8RW6 M9RCqe98lLvQaDwGlUMSrSeydZBJgdhHRMCeNPlbLK0qHkpxeZNSFM0yVvldLFLElFE2 qc0mNPQZAKgDPu/4gtaaTgDBALk7cSq4UWOtju/GglGONTZ/Jq61Xm1iZyMcFPmvqo/y 1QU/IIaClWWSJqJ5meC0dSJ8DYSeV68OaPq01NTJeGnkLepjAIXC9G7FmXqceGLv26xz BRcaZOeHgQhKRd/XzD+3kNiDlCY+nJFy7CppMlmFS8STMrd4Zpf4hJuG13kzHYZGts0W 1Fug== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=oAeQj9nX/mCE4SAm/UXcMQjsHuY2Atxy9Nfnai0Y6DQ=; fh=2rNy9wc67AABwIYas7MoSCo/c052V9ikWNdzqn6aCbE=; b=O+mT1spuS1ptcVgsMex005gZ7BeNlsqzjq1EgWMOjlzwiIDmFkPlgiJ19oFYgI8zD6 7RH6lwM0/96lUNl24dv6S7YLC91cetwAFQzpDHe8/TW+H6hWfCCHEoWat7e7iTbAW2lM +Pj3GUxsgoaI5afuJCeU2tlyc3LSR0+4tYf8VmoBiupQwssQQSnoC/iEhY+8MBwr/Nbt u/wAdovgSN60FI3cxm2Swu3kLYECRvSQHX8am5vHwI6ObiaQnMmH+io2CeWM1chHSohO 69M4QXiVKVhAvdqO9EDpimUnye64C9FjrD1WuwBpshdVQLpoGNg1l8tQsV9Nb9MS5Si5 +erw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=Kh3XUnRY; arc=pass (i=1 spf=pass spfdomain=baylibre.com dkim=pass dkdomain=baylibre-com.20230601.gappssmtp.com); spf=pass (google.com: domain of linux-kernel+bounces-96925-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-96925-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id ft4-20020a17090b0f8400b0029ba77412bdsi1965646pjb.52.2024.03.08.03.26.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Mar 2024 03:26:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-96925-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=Kh3XUnRY; arc=pass (i=1 spf=pass spfdomain=baylibre.com dkim=pass dkdomain=baylibre-com.20230601.gappssmtp.com); spf=pass (google.com: domain of linux-kernel+bounces-96925-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-96925-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 5D688B21B5E for ; Fri, 8 Mar 2024 11:25:06 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 22DF956466; Fri, 8 Mar 2024 11:24:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="Kh3XUnRY" Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AAC5C55E50 for ; Fri, 8 Mar 2024 11:24:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709897087; cv=none; b=aQsK36cLl2zKDQEfrpfahpaG/HUxuHan1TMXAutzJ7o7GLtEzIFdRaAjJInRBBSA0Wg+5MmzlH4XPVPdZoQZ1myvrjVjP+kHxo9Dxzptaxz7SNAuuXw7XcggQrnViWORRlcsniQK57aSKa/DMsTpShsKwt2/WsGFmXWIAKz9iMI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709897087; c=relaxed/simple; bh=32OmyjYik9xrpjbPpqrSbFDA5zVyxxWLCeHykPUBaPM=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=SpawMsjcGBbxdxBaAmQEwHoOuBsF3ol9KxMif3kUflizqL7aYDn7rPzQZvAAcysEHloCRc4HT0k2O6h+G1aRhv0plKeW+N6uAFMV2TPXmklTTe7yECKLIqj87O/G3zeOa8kuVSlTLpX7X55S1TsGITaXVtv1h0F1J6VHoQqdqKM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=Kh3XUnRY; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-56829f41f81so943169a12.2 for ; Fri, 08 Mar 2024 03:24:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1709897083; x=1710501883; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=oAeQj9nX/mCE4SAm/UXcMQjsHuY2Atxy9Nfnai0Y6DQ=; b=Kh3XUnRYgHinumYr+ZDxhYLZdhhPQlzzIqn/+5uEAvivTxTO/clUUHDkBxLJqHlXLq BbZnt+h3Hk9Xo4aoriD8FJhl9yOGLbdkPtzY4yhS9krJT+zVL2eEO+wCsMydMdGCKFHm n28IWEePL5dEyiUO+WlOhSVtAVq3lqooY1jfma95gLmJCY0Pk6xOicW9sG+q+8HSD6o1 LtT5sTBVwhl0v1kx/QqRXOCBPkR/pEROFSA9bZ4oAPJJo6syHFlEY6f6BYMAF27zhvuR k6VkmzgT9R+H7QCwHeBX4LJOix/nhLMMqy20I/wkX60OPBkmbWRp4SRKFnlW3ZkDggOh PYxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1709897083; x=1710501883; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=oAeQj9nX/mCE4SAm/UXcMQjsHuY2Atxy9Nfnai0Y6DQ=; b=NihSzcoN31Mru3EldBtMQs8V3PxitZGleVKJuudjWH9t84d3Uw4dExW0XDy78jW/Xm sVi/9Ew8sgBU4uD9PvX7x0Ocz5mE4rnHHZbhPN35/+RPSaIZwKBqhdQEzlfdR/JBAVwu Fj3TNQHDr5jZi+OOn1slTK/fNW/lXDuY/YC34Ex8UgIB+Tji+AZlakLt2E9QcNqFOdlE 9pS3t+5e1zEJBv6UcQoAsJW9ZPc9tq+vvrqU12sb7xeCrrOOFBckQuyDrZUITZGrO1x3 4K2A7zIzhdUg/quf2H3We6i989LGO6pfwduWSnc8g/GH8+3zHrPyLwXTs+2fH4eWykbB 4Ppw== X-Forwarded-Encrypted: i=1; AJvYcCWNEfai7D9rtuWpfQ5YfuutJmTQabQzcLlf2ksT5eJw+vetsG3bqp8IeUWIVqVKQ4s1Fa3lLZZv0JC/LSxH1shbu68a5fW7uQMgEyMr X-Gm-Message-State: AOJu0YxqPdDPAICpyH3L4eA9xvpT/VY7NmbAU10Po7gS/M7ze/UsuZaO J2TbRLNfi3fio9YnbvudklZ+cXXfbp+bghz8K9nHGFg5RWK+EduCUg5YIX07wNQ= X-Received: by 2002:a17:907:1189:b0:a43:f587:d427 with SMTP id uz9-20020a170907118900b00a43f587d427mr13911312ejb.34.1709897082984; Fri, 08 Mar 2024 03:24:42 -0800 (PST) Received: from [192.168.1.70] ([84.102.31.43]) by smtp.gmail.com with ESMTPSA id k23-20020a1709063e1700b00a42f6d48c72sm9307224eji.145.2024.03.08.03.24.41 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 08 Mar 2024 03:24:42 -0800 (PST) Message-ID: <44295772-4635-42c2-b7b5-cdc37505715e@baylibre.com> Date: Fri, 8 Mar 2024 12:24:40 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 01/11] mfd: tps6594: Add register definitions for TI TPS65224 PMIC Content-Language: en-US To: Bhargav Raviprakash , linux-kernel@vger.kernel.org Cc: m.nirmaladevi@ltts.com, lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, devicetree@vger.kernel.org, arnd@arndb.de, gregkh@linuxfoundation.org, lgirdwood@gmail.com, broonie@kernel.org, linus.walleij@linaro.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, nm@ti.com, vigneshr@ti.com, kristo@kernel.org, eblanc@baylibre.com References: <20240308103455.242705-1-bhargav.r@ltts.com> <20240308103455.242705-2-bhargav.r@ltts.com> From: Julien Panis In-Reply-To: <20240308103455.242705-2-bhargav.r@ltts.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 3/8/24 11:34, Bhargav Raviprakash wrote: > From: Nirmala Devi Mal Nadar > > Extend TPS6594 PMIC register and field definitions to support TPS65224 > power management IC. > > TPS65224 is software compatible to TPS6594 and can re-use many of the > same definitions, new definitions are added to support additional > controls available on TPS65224. > > Signed-off-by: Nirmala Devi Mal Nadar > Signed-off-by: Bhargav Raviprakash > --- > include/linux/mfd/tps6594.h | 354 ++++++++++++++++++++++++++++++++++-- > 1 file changed, 342 insertions(+), 12 deletions(-) [...] > +/* IRQs */ > +enum tps65224_irqs { > + /* INT_BUCK register */ > + TPS65224_IRQ_BUCK1_UVOV, > + TPS65224_IRQ_BUCK2_UVOV, > + TPS65224_IRQ_BUCK3_UVOV, > + TPS65224_IRQ_BUCK4_UVOV, > + /* INT_LDO_VMON register */ > + TPS65224_IRQ_LDO1_UVOV, > + TPS65224_IRQ_LDO2_UVOV, > + TPS65224_IRQ_LDO3_UVOV, > + TPS65224_IRQ_VCCA_UVOV, > + TPS65224_IRQ_VMON1_UVOV, > + TPS65224_IRQ_VMON2_UVOV, > + /* INT_GPIO register */ > + TPS65224_IRQ_GPIO1, > + TPS65224_IRQ_GPIO2, > + TPS65224_IRQ_GPIO3, > + TPS65224_IRQ_GPIO4, > + TPS65224_IRQ_GPIO5, > + TPS65224_IRQ_GPIO6, > + /* INT_STARTUP register */ > + TPS65224_IRQ_VSENSE, > + TPS65224_IRQ_ENABLE, > + TPS65224_IRQ_PB_SHORT, > + TPS65224_IRQ_FSD, > + TPS65224_IRQ_SOFT_REBOOT, > + /* INT_MISC register */ > + TPS65224_IRQ_BIST_PASS, > + TPS65224_IRQ_EXT_CLK, > + TPS65224_IRQ_REG_UNLOCK, > + TPS65224_IRQ_TWARN, > + TPS65224_IRQ_PB_LONG, > + TPS65224_IRQ_PB_FALL, > + TPS65224_IRQ_PB_RISE, > + TPS65224_IRQ_ADC_CONV_READY, > + /* INT_MODERATE_ERR register */ > + TPS65224_IRQ_TSD_ORD, > + TPS65224_IRQ_BIST_FAIL, > + TPS65224_IRQ_REG_CRC_ERR, > + TPS65224_IRQ_RECOV_CNT, > + /* INT_SEVERE_ERR register */ > + TPS65224_IRQ_TSD_IMM, > + TPS65224_IRQ_VCCA_OVP, > + TPS65224_IRQ_PFSM_ERR, > + TPS65224_IRQ_BG_XMON, > + /* INT_FSM_ERR register */ > + TPS65224_IRQ_IMM_SHUTDOWN, > + TPS65224_IRQ_ORD_SHUTDOWN, > + TPS65224_IRQ_MCU_PWR_ERR, > + TPS65224_IRQ_SOC_PWR_ERR, > + TPS65224_IRQ_COMM_ERR, > + TPS65224_IRQ_I2C2_ERR, > + /* INT_ESM register */ > + TPS65224_IRQ_ESM_MCU_PIN, > + TPS65224_IRQ_ESM_MCU_FAIL, > + TPS65224_IRQ_ESM_MCU_RST, You should remove the 3 lines above for ESM_MCU, since there is none linux driver for ESM_MCU. > +}; > + > +#define TPS65224_IRQ_NAME_BUCK1_UVOV "buck1_uvov" > +#define TPS65224_IRQ_NAME_BUCK2_UVOV "buck2_uvov" > +#define TPS65224_IRQ_NAME_BUCK3_UVOV "buck3_uvov" > +#define TPS65224_IRQ_NAME_BUCK4_UVOV "buck4_uvov" > +#define TPS65224_IRQ_NAME_LDO1_UVOV "ldo1_uvov" > +#define TPS65224_IRQ_NAME_LDO2_UVOV "ldo2_uvov" > +#define TPS65224_IRQ_NAME_LDO3_UVOV "ldo3_uvov" > +#define TPS65224_IRQ_NAME_VCCA_UVOV "vcca_uvov" > +#define TPS65224_IRQ_NAME_VMON1_UVOV "vmon1_uvov" > +#define TPS65224_IRQ_NAME_VMON2_UVOV "vmon2_uvov" > +#define TPS65224_IRQ_NAME_GPIO1 "gpio1" > +#define TPS65224_IRQ_NAME_GPIO2 "gpio2" > +#define TPS65224_IRQ_NAME_GPIO3 "gpio3" > +#define TPS65224_IRQ_NAME_GPIO4 "gpio4" > +#define TPS65224_IRQ_NAME_GPIO5 "gpio5" > +#define TPS65224_IRQ_NAME_GPIO6 "gpio6" > +#define TPS65224_IRQ_NAME_VSENSE "vsense" > +#define TPS65224_IRQ_NAME_ENABLE "enable" > +#define TPS65224_IRQ_NAME_PB_SHORT "pb_short" > +#define TPS65224_IRQ_NAME_FSD "fsd" > +#define TPS65224_IRQ_NAME_SOFT_REBOOT "soft_reboot" > +#define TPS65224_IRQ_NAME_BIST_PASS "bist_pass" > +#define TPS65224_IRQ_NAME_EXT_CLK "ext_clk" > +#define TPS65224_IRQ_NAME_REG_UNLOCK "reg_unlock" > +#define TPS65224_IRQ_NAME_TWARN "twarn" > +#define TPS65224_IRQ_NAME_PB_LONG "pb_long" > +#define TPS65224_IRQ_NAME_PB_FALL "pb_fall" > +#define TPS65224_IRQ_NAME_PB_RISE "pb_rise" > +#define TPS65224_IRQ_NAME_ADC_CONV_READY "adc_conv_ready" > +#define TPS65224_IRQ_NAME_TSD_ORD "tsd_ord" > +#define TPS65224_IRQ_NAME_BIST_FAIL "bist_fail" > +#define TPS65224_IRQ_NAME_REG_CRC_ERR "reg_crc_err" > +#define TPS65224_IRQ_NAME_RECOV_CNT "recov_cnt" > +#define TPS65224_IRQ_NAME_TSD_IMM "tsd_imm" > +#define TPS65224_IRQ_NAME_VCCA_OVP "vcca_ovp" > +#define TPS65224_IRQ_NAME_PFSM_ERR "pfsm_err" > +#define TPS65224_IRQ_NAME_BG_XMON "bg_xmon" > +#define TPS65224_IRQ_NAME_IMM_SHUTDOWN "imm_shutdown" > +#define TPS65224_IRQ_NAME_ORD_SHUTDOWN "ord_shutdown" > +#define TPS65224_IRQ_NAME_MCU_PWR_ERR "mcu_pwr_err" > +#define TPS65224_IRQ_NAME_SOC_PWR_ERR "soc_pwr_err" > +#define TPS65224_IRQ_NAME_COMM_ERR "comm_err" > +#define TPS65224_IRQ_NAME_I2C2_ERR "i2c2_err" > +#define TPS65224_IRQ_NAME_ESM_MCU_PIN "esm_mcu_pin" > +#define TPS65224_IRQ_NAME_ESM_MCU_FAIL "esm_mcu_fail" > +#define TPS65224_IRQ_NAME_ESM_MCU_RST "esm_mcu_rst" You should remove the 3 lines above for ESM_MCU. Julien