Received: by 2002:ab2:5d18:0:b0:1ef:7a0f:c32d with SMTP id j24csp146836lqk; Sat, 9 Mar 2024 04:28:55 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUUFUY7ZvJ7p8LBTzz9aROGZpMwi8260im7vwUDYfgYieBMyeIyeNSXO1go4MQv4JYF4PmYjt8lmZUQd/Y/lNe1Z4rKzW2iq+mAGNLUaQ== X-Google-Smtp-Source: AGHT+IH12aXPU8TFWfzPj3Xnah3YmYD55d+JgzJf9E+gCeai6LbryDurCwzB6Y9rzFIqkdiDKh5K X-Received: by 2002:ad4:55ed:0:b0:690:beb0:fb5c with SMTP id bu13-20020ad455ed000000b00690beb0fb5cmr1459229qvb.35.1709987334791; Sat, 09 Mar 2024 04:28:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709987334; cv=pass; d=google.com; s=arc-20160816; b=VROteo311QSyeBc3FY60sRhuOH3bYfOsFRdaiQT8D2u8+NySA1VFB/tV5uVeEdyayi tQtjKxp/8Pl1C+toPMIKpRAKVbawrUx3qf7hTFlksGjVewg6WuX3iBE1gh+Y3vTLTcNi zLwZAibOk7oDtVUFZF3SSDfeyxovDUyNIIkiTMpMyUJZzpgw69YNBVzdxBzJD7SqbrRN uxAT3Ql0L8MNAPxGpMFpB1XVxO4tljTUGRhCNn8XbGKl0eikP3PQD61NqyOBVm825kIv UhqIwqib7QeCLhdI6hnb8bvVi2mlbg3uyG1oXTWyjdjnyUAEwNYjaoYNyRKMy0SVrU8T rBUQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=gvu3Qr5/nl6hGrpil0ePhHEjRmQ0vdA8fv4AuZdM6eo=; fh=xf53zEEwO8UfwqXA8rNDXb86USgBpvamfpvPadu/NTs=; b=i6Xjm+j2o6rgh74pgtUEQOdsH/9QFqcMt8D5blvBJHH8dRQSzXekY3nIJwEYHi2Tpm BmihWi4lxvYd3rYwupQglEa14BOTjBgnM42GCcvr9BJAWZy8txKjliVWrwzZc9MeXl7Q 98Nzrz6ubg6HxPd/Ob1s1UWRDoGP4V+JhuqIWrgNL5HuOq1a3diwJojKv69v3waIzUfO ltpT4+0kDkpofcUkfiq8/53EKBNgk8Pb+5ruY52/o0tM7CCbrjUxXjlwlxVHwUz7DSFM Qb9xHFqHNeauILMb3dVb5HzqP5YKFeMNI+uTZ+xubzcInANGVk0/OTjbMGNmisySUAIo Rl3g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ollMaeFy; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-97884-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-97884-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id pd5-20020a056214490500b006901808bd17si1501687qvb.355.2024.03.09.04.28.54 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Mar 2024 04:28:54 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-97884-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ollMaeFy; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-97884-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-97884-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 6FCBB1C20A62 for ; Sat, 9 Mar 2024 12:28:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 40687481B4; Sat, 9 Mar 2024 12:26:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="ollMaeFy" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A3C33B19C; Sat, 9 Mar 2024 12:26:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709987185; cv=none; b=RfwIcjy/shU6rghGJiu7/K9d3U6Bxr2dNgF/ogSswvMFVa3l3VLMULNGsRQ0hvOPY3edyyscCkSCpM5r4zouvyycoTEJc4LpBwO5J0tvZ2erig29d9v8o8vg9PCFjgKMAYHq3vP1o/Q/3fxKoaC3PWUdaWDotcfyw92f0eOok7w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709987185; c=relaxed/simple; bh=AqAfgJ6EUxDmQBRGx5L1+oOWyE/tweeVqLto7Qz/y4E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DnzKmD2WWnN9+lCTNO8f6FWFXjzmL3luzIQHAAwlSePyaqbXuj4ZFyJAa3yf3WacMe7MQpUjwHdykagdd71dplStv4fcLvnpEIif2NPhtDa1U9jIVPBCZINK3yhpy0G0VBzsKrZEaLswVaThl+GH/bahaF/M99BnskHWHtwhuCo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=ollMaeFy; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id A2294C3277F; Sat, 9 Mar 2024 12:26:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1709987184; bh=AqAfgJ6EUxDmQBRGx5L1+oOWyE/tweeVqLto7Qz/y4E=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=ollMaeFyKT8AAc7tDIW+uIxXfM9rDiAFO+UyDOn+0LT77MqUR0Xm1Ol4fG97W+xke JTu/40N6NZUpth02PjJ9DRIV6RcDMmiKEE/zrOmX9Ng2LUlTIyIp3oX+mtqjSu1c3z 3pokergAVTGVED4wbGoMQyq0ri833Dur0PYGteF5iXrgwG+HKiTJiVyQ79fs1gu33x imH+cLIOivvevoaceh2KnqTvhfjh+N5DdbGjYNKBtVgBhwN/kUD8NVRbRPF/NTLs44 ItLg/M3ELxmyKue4OpH7wlUafBKN9z3yzNjI4zzjvWSj8FefYeW6d1NVBPF4noG9Hi vvSxZkEq1nXXQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8F02DC54798; Sat, 9 Mar 2024 12:26:24 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Sat, 09 Mar 2024 20:26:30 +0800 Subject: [PATCH net-next v11 8/9] net: hisi_femac: add support for hisi_femac core on Hi3798MV200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20240309-net-v11-8-eb99b76e4a21@outlook.com> References: <20240309-net-v11-0-eb99b76e4a21@outlook.com> In-Reply-To: <20240309-net-v11-0-eb99b76e4a21@outlook.com> To: Yisen Zhuang , Salil Mehta , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew Lunn , Heiner Kallweit , Russell King Cc: netdev@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1709987182; l=6571; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=Xjv8gzL6GSUrM4to0ifxUGjtBEHMNbtOR85LYYa8BQw=; b=9czE6UmwhxRd7txod+z/bHyHJdM/QWSKRiG7qVoubBs/b+0xK4yIVbj2jTGXiGt6Kw09RH1im JPiTHXrKt3IAizOrG8JTHld1r6mvbeSE/U3aL15xcILIrob88dRDhAy X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: From: Yang Xiwen Register the sub MDIO bus if it is found. Also implement the internal PHY reset procedure as needed. Note it's unable to put the MDIO bus node outside of MAC controller (i.e. at the same level in the parent bus node). Because we need to control all clocks and resets in FEMAC driver due to the phy reset procedure. So the clocks can't be assigned to MDIO bus device, which is an essential resource for the MDIO bus to work. Signed-off-by: Yang Xiwen --- drivers/net/ethernet/hisilicon/hisi_femac.c | 73 +++++++++++++++++++++++------ 1 file changed, 59 insertions(+), 14 deletions(-) diff --git a/drivers/net/ethernet/hisilicon/hisi_femac.c b/drivers/net/ethernet/hisilicon/hisi_femac.c index 9bf4beba7987..e873a4140a62 100644 --- a/drivers/net/ethernet/hisilicon/hisi_femac.c +++ b/drivers/net/ethernet/hisilicon/hisi_femac.c @@ -10,8 +10,10 @@ #include #include #include +#include #include #include +#include #include #include @@ -97,6 +99,13 @@ enum phy_reset_delays { DELAYS_NUM, }; +enum clk_type { + CLK_MAC, + CLK_MACIF, + CLK_PHY, + CLK_NUM, +}; + struct hisi_femac_queue { struct sk_buff **skb; dma_addr_t *dma_phys; @@ -108,7 +117,7 @@ struct hisi_femac_queue { struct hisi_femac_priv { void __iomem *port_base; void __iomem *glb_base; - struct clk *clk; + struct clk_bulk_data *clks; struct reset_control *mac_rst; struct reset_control *phy_rst; u32 phy_reset_delays[DELAYS_NUM]; @@ -116,6 +125,7 @@ struct hisi_femac_priv { struct device *dev; struct net_device *ndev; + struct platform_device *mdio_pdev; struct hisi_femac_queue txq; struct hisi_femac_queue rxq; @@ -693,6 +703,7 @@ static const struct net_device_ops hisi_femac_netdev_ops = { static void hisi_femac_core_reset(struct hisi_femac_priv *priv) { reset_control_assert(priv->mac_rst); + usleep_range(200, 300); reset_control_deassert(priv->mac_rst); } @@ -712,6 +723,10 @@ static void hisi_femac_sleep_us(u32 time_us) static void hisi_femac_phy_reset(struct hisi_femac_priv *priv) { + /* MAC clock must be disabled before PHY reset + */ + clk_disable(priv->clks[CLK_MAC].clk); + clk_disable(priv->clks[CLK_MACIF].clk); /* To make sure PHY hardware reset success, * we must keep PHY in deassert state first and * then complete the hardware reset operation @@ -727,6 +742,9 @@ static void hisi_femac_phy_reset(struct hisi_femac_priv *priv) reset_control_deassert(priv->phy_rst); /* delay some time to ensure later MDIO access */ hisi_femac_sleep_us(priv->phy_reset_delays[POST_DELAY]); + + clk_enable(priv->clks[CLK_MAC].clk); + clk_enable(priv->clks[CLK_MACIF].clk); } static void hisi_femac_port_init(struct hisi_femac_priv *priv) @@ -768,11 +786,12 @@ static void hisi_femac_port_init(struct hisi_femac_priv *priv) static int hisi_femac_drv_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; - struct device_node *node = dev->of_node; + struct device_node *node = dev->of_node, *mdio_np; struct net_device *ndev; struct hisi_femac_priv *priv; struct phy_device *phy; int ret; + bool mdio_registered = false; ndev = alloc_etherdev(sizeof(*priv)); if (!ndev) @@ -797,17 +816,16 @@ static int hisi_femac_drv_probe(struct platform_device *pdev) goto out_free_netdev; } - priv->clk = devm_clk_get(&pdev->dev, NULL); - if (IS_ERR(priv->clk)) { - dev_err(dev, "failed to get clk\n"); - ret = -ENODEV; + ret = devm_clk_bulk_get_all(&pdev->dev, &priv->clks); + if (ret < 0 || ret != CLK_NUM) { + dev_err(dev, "failed to get clk bulk: %d\n", ret); goto out_free_netdev; } - ret = clk_prepare_enable(priv->clk); + ret = clk_bulk_prepare_enable(CLK_NUM, priv->clks); if (ret) { - dev_err(dev, "failed to enable clk %d\n", ret); - goto out_free_netdev; + dev_err(dev, "failed to enable clk bulk: %d\n", ret); + goto out_disable_clk; } priv->mac_rst = devm_reset_control_get(dev, "mac"); @@ -830,11 +848,29 @@ static int hisi_femac_drv_probe(struct platform_device *pdev) hisi_femac_phy_reset(priv); } + // Register the optional MDIO bus + for_each_available_child_of_node(node, mdio_np) { + if (of_node_name_prefix(mdio_np, "mdio")) { + priv->mdio_pdev = of_platform_device_create(mdio_np, NULL, dev); + of_node_put(mdio_np); + if (!priv->mdio_pdev) { + dev_err(dev, "failed to register MDIO bus device\n"); + ret = -ENODEV; + goto out_disable_clk; + } + mdio_registered = true; + break; + } + } + + if (!mdio_registered) + dev_warn(dev, "MDIO subnode not found. This is usually a bug.\n"); + phy = of_phy_get_and_connect(ndev, node, hisi_femac_adjust_link); if (!phy) { dev_err(dev, "connect to PHY failed!\n"); ret = -ENODEV; - goto out_disable_clk; + goto out_unregister_mdio_bus; } phy_attached_print(phy, "phy_id=0x%.8lx, phy_mode=%s\n", @@ -885,8 +921,10 @@ static int hisi_femac_drv_probe(struct platform_device *pdev) out_disconnect_phy: netif_napi_del(&priv->napi); phy_disconnect(phy); +out_unregister_mdio_bus: + platform_device_unregister(priv->mdio_pdev); out_disable_clk: - clk_disable_unprepare(priv->clk); + clk_bulk_disable_unprepare(CLK_NUM, priv->clks); out_free_netdev: free_netdev(ndev); @@ -902,7 +940,8 @@ static void hisi_femac_drv_remove(struct platform_device *pdev) unregister_netdev(ndev); phy_disconnect(ndev->phydev); - clk_disable_unprepare(priv->clk); + platform_device_unregister(priv->mdio_pdev); + clk_bulk_disable_unprepare(CLK_NUM, priv->clks); free_netdev(ndev); } @@ -919,7 +958,7 @@ static int hisi_femac_drv_suspend(struct platform_device *pdev, netif_device_detach(ndev); } - clk_disable_unprepare(priv->clk); + clk_bulk_disable_unprepare(CLK_NUM, priv->clks); return 0; } @@ -928,8 +967,14 @@ static int hisi_femac_drv_resume(struct platform_device *pdev) { struct net_device *ndev = platform_get_drvdata(pdev); struct hisi_femac_priv *priv = netdev_priv(ndev); + int ret; + + ret = clk_bulk_prepare_enable(CLK_NUM, priv->clks); + if (ret) { + dev_err(&pdev->dev, "failed to enable clk bulk: %d\n", ret); + return ret; + } - clk_prepare_enable(priv->clk); if (priv->phy_rst) hisi_femac_phy_reset(priv); -- 2.43.0