Received: by 2002:ab2:710b:0:b0:1ef:a325:1205 with SMTP id z11csp1234879lql; Tue, 12 Mar 2024 10:56:03 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVvNQmBtOeGPMJKSC1JBz0wD041ZDiXwnFRTTT3Ku6nkVisnx6XrsOpJPr4VfjQqL1Y4VcQTZz3oRqE1BRh5tShm4ohAQPPHJtD1lcbcQ== X-Google-Smtp-Source: AGHT+IFqqd3CrWWPG0QGbV2nK6caZK2bvPjFzc4HMDdxScHi5/gHYQAAoqo2PsMAjgAtEAnISSNz X-Received: by 2002:a05:620a:4003:b0:788:77d5:a288 with SMTP id h3-20020a05620a400300b0078877d5a288mr4669232qko.15.1710266163488; Tue, 12 Mar 2024 10:56:03 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710266163; cv=pass; d=google.com; s=arc-20160816; b=mL3qsFocO/v3lZwfU0b7bKxv/NCR3K0J0PlCtwJTsSeONRxVxdsYTL4ka5lodKUIpz 6wVHCGoFTV14A/256NbMLtDrTWOaFuvfOuZQTyAA2PmxBBYdZIZW2FAKEgs0Uemx2C8t NY7/Yftek4JfWTbFgZnhp9vzhVXl2P+w0Utu4V1uFlfidWw4XuIeOUNHJwufO/e/IYE8 64OOxwqgNDUUQ45alrXNmXK1BeYJ+t5ESZyMEMNWzk3WEzCoBOC4UVBcmIe6EQSysivU nb1Atxj3mj27r1JduTPbmuiMKumKNfFvfb8OV2UWW6Hd5rQydsaJx0RbfCEw9SKnN56m gsuA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date; bh=QlXZ7nJyPLWAw42oXnE+0oe8Zgtxgi4zgHVuqk4A5l8=; fh=ZMwSFeKG8gpmo6lSukMrXBh/MA1sBRZpBmRPBQDWgZA=; b=TiOf7PrHDQcUNEtvCATKFxO5+vBpNqgPWzAZQH3oboH9CqOuUf00vB6lkdMTNcxRgh cX/ai1PBp1QCRakGivXi5r0r343IxHTP/ZYzPsCQsjO3IZ2bCv7IURaUYZ+vK3XVqYnl vSAe3Z7gJhxrUoqFXdpl2jzN7h4k6xsT0HUA75ldDQsUb4wpHIGDxs7gXvgmpOtJOway /ze6966HvTO1HNGAV+MbZUc7bUhAQE1+Ws1gmj993//HkrXqwFSmsOdgFIxqeV/PiRi6 iLD799WdB3J8E3f+4cPsnox3rt7s8GJvWmRa9k+9W9MBaXyFl44W/hSIXEFDU5+nRqu3 +NAw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel+bounces-100622-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-100622-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id pb7-20020a05620a838700b00789c645063csi297569qkn.31.2024.03.12.10.56.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Mar 2024 10:56:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-100622-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel+bounces-100622-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-100622-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 287BE1C224F0 for ; Tue, 12 Mar 2024 17:56:03 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5C2991386CD; Tue, 12 Mar 2024 17:55:57 +0000 (UTC) Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D39A91386B8; Tue, 12 Mar 2024 17:55:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710266156; cv=none; b=oke380hTZhN1FEaOmBvewmHiowtXbdWTU+PMXpk4w18qjwP6+ylEbK+M7RAX8uyOmZgcFQC7Onx0gxUYHWyIbqZqcpcxEi2sKbsCtSh8NEPt+uHu5wJ3VUqCt8rVkWJ2SD1j9heT5a2qgjMA+3MDwY8GPDt57mcrxUrP0Fz9fJo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710266156; c=relaxed/simple; bh=ZBXVU0PrKC6XLj6yDIOu46BarU+EV86MRbcnrms4X3s=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Fx/Wg/2jwPizwCzSt3rQHBJwvxN7Q3vPPRM7r2PwaoudsUa9RrbD08mPMmbIEtnRE4EozO1BnxIM9N+cZq4Az0weNG9s4lCldVTMPobHYtCh7+ASCA6BYovLFplyaXmpPi2Q26RqNgLdKChXyDQzjEdHs3GvD6PItPmVXHs1hJ0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPSA id 132D2C433F1; Tue, 12 Mar 2024 17:55:51 +0000 (UTC) Date: Tue, 12 Mar 2024 17:55:49 +0000 From: Catalin Marinas To: "Christoph Lameter (Ampere)" Cc: Marek Szyprowski , Mark Rutland , "linux-pm@vger.kernel.org" , "Rafael J. Wysocki" , Viresh Kumar , Will Deacon , Jonathan.Cameron@huawei.com, Matteo.Carlini@arm.com, Valentin.Schneider@arm.com, akpm@linux-foundation.org, anshuman.khandual@arm.com, Eric Mackay , dave.kleikamp@oracle.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mm@kvack.org, linux@armlinux.org.uk, robin.murphy@arm.com, vanshikonda@os.amperecomputing.com, yang@os.amperecomputing.com, Nishanth Menon , Stephen Boyd , Sudeep Holla Subject: Re: [PATCH v3] ARM64: Dynamically allocate cpumasks and increase supported CPUs to 512 Message-ID: References: <37099a57-b655-3b3a-56d0-5f7fbd49d7db@gentwo.org> <9352f410-9dad-ac89-181a-b3cfc86176b8@linux.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: On Tue, Mar 12, 2024 at 10:06:06AM -0700, Christoph Lameter (Ampere) wrote: > On Mon, 11 Mar 2024, Christoph Lameter (Ampere) wrote: > > > This could be an issue in the ARM64 arch code itself where there maybe > > an assumption elsewhere that a cpumask can always store up to NR_CPU > > cpus and not only nr_cpu_ids as OFFSTACK does. > > > > How can I exercise the opp driver in order to recreate the problem? > > > > I assume the opp driver is ARM specific? x86 defaults to OFFSTACK so if > > there is an issue with OFFSTACK in opp then it should fail with kernel > > default configuration on that platform. > > I checked the ARM64 arch sources use of NR_CPUS and its all fine. > > Also verified in my testing logs that CONFIG_PM_OPP was set in all tests. > > No warnings in the kernel log during those tests. > > How to reproduce this? I guess you need a platform with a dts that has an "operating-points-v2" property. I don't have any around. Sudeep was trying to trigger this code path earlier, not sure where he got to. -- Catalin