Received: by 2002:ab2:710b:0:b0:1ef:a325:1205 with SMTP id z11csp1545485lql; Wed, 13 Mar 2024 00:31:59 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXKDOqDWRLL8WPNk7R/SPHm/UJGTIWmOr7AXTM5IRgVvcJdxoh6+PbroDOggkb+DIHNVj6BW3qzMlMCq9TsYKav2vbYtycnlhD6JRnoFg== X-Google-Smtp-Source: AGHT+IEDtSVQOW8PneCmyc173ebl2NQBvXmcogwXq/VUCY0CQ4m3nrdRxMiB7Tp7jK6kRtBqJGlS X-Received: by 2002:a50:d51a:0:b0:568:1f9f:eca4 with SMTP id u26-20020a50d51a000000b005681f9feca4mr1519233edi.42.1710315118819; Wed, 13 Mar 2024 00:31:58 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710315118; cv=pass; d=google.com; s=arc-20160816; b=gTfEQQZLkJlcxwlYvDhoFXwo7VfdHvBEOnlqqrIF33cxYNbeDF0qUGZLnLyml7uv9C ypv1wrIdF3do68qCzMqJFnScTIgB6o++8ebaGG1k8LRjOsGc2RpkZChxJDG+SQKEKftl CiZzrtzD0GfxSDotetXH9kRGJr08J/XrD5KhVlxGiZ6TGihXWEg3N2XwJ+Zd9ZGnwcTY FWmFveCR0yZ6Q+swa7LDnq0NWmzilfWyvOszL7abJzE65lWmR/OGLtBrxFQ/v7KZwHOp TgrVSeCdEPm2IyKGKpdvKwDtYIhV+yWKwqdTH6bz2uW0Fqre2oTlBt7P60z/XImYw8sq 5jCQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:cc:from:content-language :references:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=Ov1h1L9ppN7v8WWVVYBWMbLedgFNWRyCrQc12PLDwsY=; fh=eH8m33/+da8q3LVKMr7UoYnFUGy9FvNljujYqXHHnkg=; b=C82cskhpqJTOUVCG4lMthIzKmFtwqgaMx10VyoeIuMK8XZIdz/oDSBPUFOZWdpIECT 00HWs0PF1bVYygd+b8lV7Dx871ybAUHMqjKU6SBvQusSZETWS22KASb97QzXgkaOyx/4 pvyV1+LwL++miKkTcJeTMS7SrMe+4rq3Bc8dRo3mEzMV+r7A62urNXIFcIfonhH/IX3F bDfIfEeY82ndYBdZKbEa6Xb8ASYqR0pUOw1DnMg2eLMoZvhdsLbwo/JNDmQHZmck7TWT +JIrWBJBOmveQH6nGjs1TvDexNEUSSM2mH1X2Rf8qC+LP98pI7oto/tvG4bUOzVvYZGI fIag==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=molgen.mpg.de); spf=pass (google.com: domain of linux-kernel+bounces-101178-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-101178-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id eh15-20020a0564020f8f00b0056828d1482fsi4117962edb.443.2024.03.13.00.31.58 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Mar 2024 00:31:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-101178-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=molgen.mpg.de); spf=pass (google.com: domain of linux-kernel+bounces-101178-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-101178-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 881A01F2120C for ; Wed, 13 Mar 2024 07:31:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 88E3318EB9; Wed, 13 Mar 2024 07:31:44 +0000 (UTC) Received: from mx3.molgen.mpg.de (mx3.molgen.mpg.de [141.14.17.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B92F3171CE; Wed, 13 Mar 2024 07:31:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=141.14.17.11 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710315104; cv=none; b=sZmRNZJUmZ9dSrlZsktl6w09THYrkuoDVb4m4P7OAIQKgo/1NDoBf+0zrJPv6VQkEdCZG6PDgz/7ENBqppa3xW803Gndj6n2kbRDD2+HW0O7TTbCyZda1wBPUWTcqfOIQjLLlr/9bQ0065yI7MNMtrpnh59Pg+F6PTAWFv66NUI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710315104; c=relaxed/simple; bh=A0U2WaSiAnIs0TZJgDYixqTKzVxEfanXJfpivWVQvrA=; h=Message-ID:Date:MIME-Version:Subject:To:References:From:Cc: In-Reply-To:Content-Type; b=YEsSKNHihw+Mw7OSncvU2bXlCLh2pLChM2GGJORTAmD4PNwAZFEMzmqOXsu1l3XuQgt/qmxN3BGHboVeAt4rltJVSfymP8eKMj0pYwOgWTAh7WmLcFqdiXOFgXSq7/SWN+qBKeP40gtsZlcdQqxZZTV5C4GwecTqCnvoGpyJ+Uw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=molgen.mpg.de; spf=pass smtp.mailfrom=molgen.mpg.de; arc=none smtp.client-ip=141.14.17.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=molgen.mpg.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=molgen.mpg.de Received: from [192.168.0.224] (ip5f5aedb6.dynamic.kabel-deutschland.de [95.90.237.182]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: pmenzel) by mx.molgen.mpg.de (Postfix) with ESMTPSA id 7839E61E5FE0A; Wed, 13 Mar 2024 08:30:36 +0100 (CET) Message-ID: <173ca80c-1b27-4de9-9424-1f283e9d216b@molgen.mpg.de> Date: Wed, 13 Mar 2024 08:30:32 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] pinctrl: pinctrl-aspeed-g6: Fix register offset. To: Billy Tsai References: <20240313052027.1320489-1-billy_tsai@aspeedtech.com> Content-Language: en-US From: Paul Menzel Cc: andrew@codeconstruct.com.au, linus.walleij@linaro.org, joel@jms.id.au, johnny_huang@aspeedtech.com, linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, BMC-SW@aspeedtech.com, Ricky_CX_Wu@wiwynn.com, Johnny Huang , Andrew Jeffery , Delphine CC Chiu In-Reply-To: <20240313052027.1320489-1-billy_tsai@aspeedtech.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Dear Billy, Thank you for your patch. Some formal nits, I noticed. Could you please name the register, and remove the dot/period in the commit message summary/title. Maybe: pinctrl: pinctrl-aspeed-g6: Fix register offset of GPIOR-T Am 13.03.24 um 06:20 schrieb Billy Tsai: > The register offset to disable the internal pull-down of GPIOR~T is 0x630 > instead of 0x620. Please mention the source (for example datasheet name and revision), and a possible reason, why this has been unnoticed several years, as the commit introducing this is present since v5.6-rc1. Kind regards, Paul PS: Just a note, that Delphine sent the same patch [1], but replied to review the one from Billy instead. [1]: https://lore.kernel.org/all/20240313024210.31452-1-Delphine_CC_Chiu@wiwynn.com/ > Fixes: 15711ba6ff19 ("pinctrl: aspeed-g6: Add AST2600 pinconf support") > Signed-off-by: Billy Tsai > --- > drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c | 34 +++++++++++----------- > 1 file changed, 17 insertions(+), 17 deletions(-) > > diff --git a/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c b/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c > index d376fa7114d1..029efe16f8cc 100644 > --- a/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c > +++ b/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c > @@ -43,7 +43,7 @@ > #define SCU614 0x614 /* Disable GPIO Internal Pull-Down #1 */ > #define SCU618 0x618 /* Disable GPIO Internal Pull-Down #2 */ > #define SCU61C 0x61c /* Disable GPIO Internal Pull-Down #3 */ > -#define SCU620 0x620 /* Disable GPIO Internal Pull-Down #4 */ > +#define SCU630 0x630 /* Disable GPIO Internal Pull-Down #4 */ > #define SCU634 0x634 /* Disable GPIO Internal Pull-Down #5 */ > #define SCU638 0x638 /* Disable GPIO Internal Pull-Down #6 */ > #define SCU690 0x690 /* Multi-function Pin Control #24 */ > @@ -2495,38 +2495,38 @@ static struct aspeed_pin_config aspeed_g6_configs[] = { > ASPEED_PULL_DOWN_PINCONF(D14, SCU61C, 0), > > /* GPIOS7 */ > - ASPEED_PULL_DOWN_PINCONF(T24, SCU620, 23), > + ASPEED_PULL_DOWN_PINCONF(T24, SCU630, 23), > /* GPIOS6 */ > - ASPEED_PULL_DOWN_PINCONF(P23, SCU620, 22), > + ASPEED_PULL_DOWN_PINCONF(P23, SCU630, 22), > /* GPIOS5 */ > - ASPEED_PULL_DOWN_PINCONF(P24, SCU620, 21), > + ASPEED_PULL_DOWN_PINCONF(P24, SCU630, 21), > /* GPIOS4 */ > - ASPEED_PULL_DOWN_PINCONF(R26, SCU620, 20), > + ASPEED_PULL_DOWN_PINCONF(R26, SCU630, 20), > /* GPIOS3*/ > - ASPEED_PULL_DOWN_PINCONF(R24, SCU620, 19), > + ASPEED_PULL_DOWN_PINCONF(R24, SCU630, 19), > /* GPIOS2 */ > - ASPEED_PULL_DOWN_PINCONF(T26, SCU620, 18), > + ASPEED_PULL_DOWN_PINCONF(T26, SCU630, 18), > /* GPIOS1 */ > - ASPEED_PULL_DOWN_PINCONF(T25, SCU620, 17), > + ASPEED_PULL_DOWN_PINCONF(T25, SCU630, 17), > /* GPIOS0 */ > - ASPEED_PULL_DOWN_PINCONF(R23, SCU620, 16), > + ASPEED_PULL_DOWN_PINCONF(R23, SCU630, 16), > > /* GPIOR7 */ > - ASPEED_PULL_DOWN_PINCONF(U26, SCU620, 15), > + ASPEED_PULL_DOWN_PINCONF(U26, SCU630, 15), > /* GPIOR6 */ > - ASPEED_PULL_DOWN_PINCONF(W26, SCU620, 14), > + ASPEED_PULL_DOWN_PINCONF(W26, SCU630, 14), > /* GPIOR5 */ > - ASPEED_PULL_DOWN_PINCONF(T23, SCU620, 13), > + ASPEED_PULL_DOWN_PINCONF(T23, SCU630, 13), > /* GPIOR4 */ > - ASPEED_PULL_DOWN_PINCONF(U25, SCU620, 12), > + ASPEED_PULL_DOWN_PINCONF(U25, SCU630, 12), > /* GPIOR3*/ > - ASPEED_PULL_DOWN_PINCONF(V26, SCU620, 11), > + ASPEED_PULL_DOWN_PINCONF(V26, SCU630, 11), > /* GPIOR2 */ > - ASPEED_PULL_DOWN_PINCONF(V24, SCU620, 10), > + ASPEED_PULL_DOWN_PINCONF(V24, SCU630, 10), > /* GPIOR1 */ > - ASPEED_PULL_DOWN_PINCONF(U24, SCU620, 9), > + ASPEED_PULL_DOWN_PINCONF(U24, SCU630, 9), > /* GPIOR0 */ > - ASPEED_PULL_DOWN_PINCONF(V25, SCU620, 8), > + ASPEED_PULL_DOWN_PINCONF(V25, SCU630, 8), > > /* GPIOX7 */ > ASPEED_PULL_DOWN_PINCONF(AB10, SCU634, 31),