Received: by 2002:ab2:620c:0:b0:1ef:ffd0:ce49 with SMTP id o12csp113803lqt; Mon, 18 Mar 2024 03:08:29 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXc20Oa8rfiUpp0hx4AhO9iQwDR9wbRK/8i4NyVSp6whc499m+Tgi6l82lp3IoCRG2Q9wZB/Y/iFuepUviDUPFQSdH5yC9UtcshX8+PGQ== X-Google-Smtp-Source: AGHT+IF+Ju93RYt3rnwg1J/84rnTWm2zhFIvoDCSxqHQ/mFroHGA+sTQqPlhE8MW37XbbOL8UrGW X-Received: by 2002:a17:90a:420a:b0:29b:36a8:4742 with SMTP id o10-20020a17090a420a00b0029b36a84742mr9379611pjg.13.1710756508701; Mon, 18 Mar 2024 03:08:28 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710756508; cv=pass; d=google.com; s=arc-20160816; b=JfPU0xE+Zyz34HQ0JbkXQuGwvnZjGF3liF0z9vxTUTuJdNEbsImHtXjXMaMojpDAjN MkBMzvnnUJkIhVFQfQNPW9djsM5PkBasaXaNcramR17mCjYnh3fZDVEmmNbP8L/EtypG OX4ZoMwUegXCIsAGCl1Eeq19Prp6jzIBi9+X3d5oE5cyJN8hwxVP8f+eMWfnDoiv6OKd zrGTxVGVITQnFzKjkk884Z+CJnsiZ/XnotVOmEzDztRQAFEpmnV5C2evICpwBI6zY27B 1vtP25v7fSrcc6kvIzvjDMOko8cKL7ZulB3GzLYRqw0FCrDNJYK6+NlSf8PTLrzafljn Aorg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:precedence:robot-unsubscribe:robot-id :message-id:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:references:in-reply-to:cc:subject:to:reply-to:sender :from:dkim-signature:dkim-signature:date; bh=0EUlHg/OM7TrMuPUh0m83c/1ZLMqVPxEsJROb4rXt5k=; fh=U5N1T2VOcQBWxS/7x7TXoZQWhc7XOhL+Aobb030EUJo=; b=XoCqXc0YmgJzy6e15UgAMYS0W8Hod1mh/wp66jLcc9gGkNdAbJ732/+N6PfgRut/z7 1/aDW4T3DsZumymW+Y9mI1//ud1NEI0eibSp4CEvuoRF6++elOcXe7tQ399rA9pvJ4Df TctbhQA3ghvGFT4NgVGCpsHPGYN9qDkGTH09FFX/ksv1ZFFu25oIljzRNRnFYHpGc/Ty tubbJOCAjRinPkfr9kdAoUrg3fl3jSJx22vtpJ7XnBlaXju0ppvnxoAB5NRMRSOhQ8H+ kymjifFrHZuq1BsSSWKgXQR+xanbzuevGtKU1FZ9fj79id3UHe5/oXcR+hHVdqN6UAdA 5Dnw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=Icz+2cy+; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-105946-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-105946-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id ct24-20020a17090af59800b0029ddef1a5cdsi7899494pjb.122.2024.03.18.03.08.28 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Mar 2024 03:08:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-105946-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=Icz+2cy+; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-105946-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-105946-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 58818B217E2 for ; Mon, 18 Mar 2024 10:08:15 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C21293218B; Mon, 18 Mar 2024 10:07:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="Icz+2cy+"; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="fW5zvIts" Received: from galois.linutronix.de (Galois.linutronix.de [193.142.43.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EC672D04C; Mon, 18 Mar 2024 10:07:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=193.142.43.55 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710756459; cv=none; b=tdb0hd39SwiijnhUFkMdrPN4uG2VtjkN5W87gUy33OCB36G0edIfer8zBIaGiHElVbVyMFbWbsEkzqztird8INZ5yvOpEJR5pLkFYreIazoT8FE8VoO0VD+tozL/QPd2m43bOE0k2S04/9BCaCDejTd/78X8jxIBMD6tibelGes= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710756459; c=relaxed/simple; bh=0ZGttG7utyKqAMIYqiCNDSUe4iA/afJZxHXHqUK51tM=; h=Date:From:To:Subject:Cc:In-Reply-To:References:MIME-Version: Message-ID:Content-Type; b=Sbbdxl6/Sz/g6bJ8NdkSqQ5EVUpMPSwVKzhdp337wnSBhmbm05k0Al5fHky1KVpDYI8lyOunnbOIfw5eL9a0wZ3lXL4hmkqdC/gWOgXKHdkT40ez6qeo9mI2hPCNugParwLv09ZudBbzl+Q0s96ZVRphT8DH3VuPY4YqoEduYlw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de; spf=pass smtp.mailfrom=linutronix.de; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=Icz+2cy+; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=fW5zvIts; arc=none smtp.client-ip=193.142.43.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linutronix.de Date: Mon, 18 Mar 2024 10:07:33 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1710756454; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=0EUlHg/OM7TrMuPUh0m83c/1ZLMqVPxEsJROb4rXt5k=; b=Icz+2cy+jUcYhRw87/W/lmye1o9jQki9VYsGP7AztN9Zl9nKRuTMKqTbzk45hF7MF9nW0H vXnDT51AasGew8h/dS5xVSBTuqfUybw0uKShUmtGSsrm5JdX2PXtFCnFvfh+8lTNy6gYgq T/K7wsHjx2jOd1fBvoJPfDW7R2xBJAKN4kqMMypYWdqWPatVMXuJWKLCMSIcGGnV7z6riy dxbHliVzCShdEabIKaqoRBuW/DDY3M4TGy93mCcwWsFfeZvJ7eLyYUQ6+PcIuHIN+Acnv8 tLgpnH3iipGLmfFbBt/sh9t+M6mGvrJHh1QZsG1BU2UEB6zurSdG777kaOBPmQ== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1710756454; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=0EUlHg/OM7TrMuPUh0m83c/1ZLMqVPxEsJROb4rXt5k=; b=fW5zvItsklyjdZdx9xSyzuz91F2JvPaTmxZNpXai+kuXFaX6zQCEB/u7iVgaZwge0WZUfz V4UJT88nywSGLyBA== From: "tip-bot2 for Mubin Sayyed" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: timers/core] dt-bindings: timer: Add support for cadence TTC PWM Cc: Mubin Sayyed , Krzysztof Kozlowski , Daniel Lezcano , x86@kernel.org, linux-kernel@vger.kernel.org In-Reply-To: <20240226093333.2581092-1-mubin.sayyed@amd.com> References: <20240226093333.2581092-1-mubin.sayyed@amd.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <171075645389.12214.10587048260565053708.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Precedence: bulk Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit The following commit has been merged into the timers/core branch of tip: Commit-ID: c819dbd078321f948101ef7a19f1e171164bb3cf Gitweb: https://git.kernel.org/tip/c819dbd078321f948101ef7a19f1e171164bb3cf Author: Mubin Sayyed AuthorDate: Mon, 26 Feb 2024 15:03:33 +05:30 Committer: Daniel Lezcano CommitterDate: Mon, 26 Feb 2024 15:43:58 +01:00 dt-bindings: timer: Add support for cadence TTC PWM Cadence TTC can act as PWM device, it will be supported through separate PWM framework based driver. Decision to configure specific TTC device as PWM or clocksource/clockevent would be done based on presence of "#pwm-cells" property. Also, interrupt property is not required for TTC PWM driver. Update bindings to support TTC PWM configuration. Signed-off-by: Mubin Sayyed Reviewed-by: Krzysztof Kozlowski Signed-off-by: Daniel Lezcano Link: https://lore.kernel.org/r/20240226093333.2581092-1-mubin.sayyed@amd.com --- Documentation/devicetree/bindings/timer/cdns,ttc.yaml | 22 +++++++++- 1 file changed, 21 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/timer/cdns,ttc.yaml b/Documentation/devicetree/bindings/timer/cdns,ttc.yaml index dbba780..da34246 100644 --- a/Documentation/devicetree/bindings/timer/cdns,ttc.yaml +++ b/Documentation/devicetree/bindings/timer/cdns,ttc.yaml @@ -32,12 +32,23 @@ properties: description: | Bit width of the timer, necessary if not 16. + "#pwm-cells": + const: 3 + required: - compatible - reg - - interrupts - clocks +allOf: + - if: + not: + required: + - "#pwm-cells" + then: + required: + - interrupts + additionalProperties: false examples: @@ -50,3 +61,12 @@ examples: clocks = <&cpu_clk 3>; timer-width = <32>; }; + + - | + pwm: pwm@f8002000 { + compatible = "cdns,ttc"; + reg = <0xf8002000 0x1000>; + clocks = <&cpu_clk 3>; + timer-width = <32>; + #pwm-cells = <3>; + };