Received: by 2002:ab2:620c:0:b0:1ef:ffd0:ce49 with SMTP id o12csp115621lqt; Mon, 18 Mar 2024 03:12:37 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWfM5rB9RIMud6Zsv+430uduDX5gWn6MMC5Nl2BqBw/TKLPbt0somG3rB2ZIX/AmRFQwMDRwcKZt7npKMvDfsX1ek/sOC7uLBi8NS65ow== X-Google-Smtp-Source: AGHT+IGg6eAdi0Aq3kuKu+KU6RGfXZSXWNpfzfO7iNFB5iuYyl/0VrPEXehOMNWzDj31XYvAsP2K X-Received: by 2002:a17:903:1110:b0:1dd:8daf:99d7 with SMTP id n16-20020a170903111000b001dd8daf99d7mr16220192plh.32.1710756757698; Mon, 18 Mar 2024 03:12:37 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710756757; cv=pass; d=google.com; s=arc-20160816; b=F5DrzIlDFm1+ge0VYKBhloXy6ZO49WcVqvN4gWu8zAG+1JGYDE523OLDtvpWTBn14c 27IMzoPySKRn8XRRLdNmKOi/1th42KyGJdYdz5Ule0LKkcQ5PkTzMwPgg9L1f3IP6+d4 VPlAHMkrFvTFTtdbXhhzkTzil3ACC9ILFie8QuAr60J49KJo3rTedqSzzDLWeCxAuuGi ZNCgs4fLJ/CsweVS7cfvrekGCxwpNcKi5kjsyfeujNRJiEVeeSZ9l3ZfK36XvTLQY0+i tQRhJcnEA/ofaLzPbSduZml8NQoGCuyoaNz77fvblL+PzwnUdaaRX57tBUkKErfbcomD LTfA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:from :dkim-signature; bh=GtF+yOpQNOONuCDI9st+IRtoz02DBxkMt0iLKp20R94=; fh=gVzD1KMv2cN1qjfIRJ3LvNrVlaRQjXCazHzkZauggYA=; b=M0QQFJ+sjZ476ejtPAhZnXnQlXaUyBpeD2PTRLk4yTBKLq/ExNBiiD+xqKA1OYLUrC t2lYagQdjcQeFNcW+I45azwcU+P/4/O42usubT2wLnMG3c81zQDDVsAsQ+XKlJZ6LBZ3 QUEMsOy3w+7ZLK4i5Sy2U23UBvuCdLc/r4oV+n8jZjI9LnGBxv6060+13Mq+sPV3ufWe vJT8oRVL861X9cIbSdkqDxVlJ4edqx1hW9RAYYhoogPFkTNHKuavSne2fHhTbypZV1qZ 6T7OTx+smKbXp4POSvPfxmeeAFJtdZNUKMlafskXzdaL27yPs28Y4D6SEAP5yvmYv9fG +GQg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RYKdEo0N; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-105962-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-105962-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id im22-20020a170902bb1600b001deef2c7089si6390549plb.354.2024.03.18.03.12.37 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Mar 2024 03:12:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-105962-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RYKdEo0N; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-105962-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-105962-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 492EE2831C1 for ; Mon, 18 Mar 2024 10:12:37 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4F5842E851; Mon, 18 Mar 2024 10:09:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RYKdEo0N" Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 203622E62C for ; Mon, 18 Mar 2024 10:09:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710756593; cv=none; b=Cc73ysSzLDHSDslx0XEeIxqhAXpItZuzUaX2rg8AnDKXAC2ECJgjRE0a7wkW1JpoVs8xl/2jWSewWXJNBz4b3m+TzM7AX7oU3uV7PMBotCH+knPRblH8jXBVh/NkdM8/XkLHazS2nY51jrUPn1NOxBEcOrxDg4wVInqwcNjicKs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710756593; c=relaxed/simple; bh=DeCjsQ5PeUHD/88dui7ovRM6BI8RHH6wgjgJJFECq5A=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=cyZWbXIn7qT7tFIFUTfVtElc4Z2AnolvAKz/1ZO8umZWVjJmhm8oJtSBre0sEn+OLWnq540rbRdeyXnHdb5mS76VtMJ2amPQBgM4FMsH55MIKWnolxHR6s3JQ2bLUjuyhbdyKJ2OQ1P3W0U4gY297uFHLpZIANvj8+FlKlR+zHo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RYKdEo0N; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-41400a9844aso14020235e9.0 for ; Mon, 18 Mar 2024 03:09:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1710756589; x=1711361389; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=GtF+yOpQNOONuCDI9st+IRtoz02DBxkMt0iLKp20R94=; b=RYKdEo0N7T9Mo/lXstqU//RUK68+Bq727NzD6aPz+SO9ZqQu4aSK37airE/0p2blr/ 0QUg1b/6bV2VO5jxTG4FfOoVmo++oM0CS4cPs5FNfi/CN+/q49DUIBKGji6AetFnPojV ta3GdGfqQMf3v2VxLJA6Z0eK6PlAwHhb2HAhcMh0YySlSc2/wZIlV/Pb/EQFIpFlzlh2 MBMZ9kuvALHUSyftycMB31pc3MqjWvvPzeEMhcLxP5AQ46Swr6NgJC6kkvkMbV9Ji4aC ZSCJb0ik48oI44aRWcNTfv6031x9SzLEmwWXw/EnPwacDNhRxmtwHx/dhtBH5PzrMWpd zu5w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710756589; x=1711361389; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=GtF+yOpQNOONuCDI9st+IRtoz02DBxkMt0iLKp20R94=; b=urxCx7fVhUxeA/Us20goP8Te9LetgfHS9HtMhjcJSucTpeCWq/eLv6Emravnoc/KnC r/x9PQItpjf4Exq8N26yXS7Q2F+qvk1N0S0/UnBMgE8DI+f9bZsDs8A7nK2CF59osoMx bM0m3YAKQiAdzy0FMy2kWyJG5az8WrrSexlb2Zn7IRbW4pUZ3ldzLUztpmXoRQf41JnN BhqDzEvuCA1l5EX6S5hnaS4zXb7pxbdrD+gbd1cGjfnH6/M2Kbxb6cp7gMkSwjqni1iB nv/vCNdlCduzKzXAOMahSsLvjMUEr45nNS6kHH+EbRYrNRBeyUlNI5OqUQz2ZMkxdWrs AxqA== X-Forwarded-Encrypted: i=1; AJvYcCXZxDy8wv+QsMzB2Jtp6D/HJB54HVbrTdDWeVBiWBVsvzVsFEBYT2pc3pgLzkeKdkPu7GptCs6gO6WSK4Ztujs60G0VcsPzOe8I6bua X-Gm-Message-State: AOJu0YzZEC6TvRNAIkWrJmbhnWYCMbcahbNOE7uoHj17bEW93Glh45W3 QLk+D5PGWWE0Ajqbah7dA8duuB42nZ//DbPBlXsFIA2KPely0xwEb36rym6C+1w= X-Received: by 2002:a05:600c:3502:b0:413:f3b2:d807 with SMTP id h2-20020a05600c350200b00413f3b2d807mr10948169wmq.3.1710756589242; Mon, 18 Mar 2024 03:09:49 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id u8-20020a5d4688000000b0033e3c4e600asm9533734wrq.7.2024.03.18.03.09.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Mar 2024 03:09:48 -0700 (PDT) From: Neil Armstrong Subject: [PATCH v4 0/2] drm/msm: Add support for the A750 GPU found on the SM8650 platform Date: Mon, 18 Mar 2024 11:09:44 +0100 Message-Id: <20240318-topic-sm8650-gpu-v4-0-206eb0d31694@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAOgS+GUC/23NQQ6CMBCF4auQrq2ZDgWKK+9hXFAYoIlS0iLRE O5uIS4wsPxfMt9MzJMz5Nklmpij0XhjuxDyFLGyLbqGuKlCMwSUgKD4YHtTcv9UaQK86V9cqrx KCEvUImPhrHdUm/dK3u6hW+MH6z7rh1Es6w8TuMdGwYFnoAoJOpOZTq4P0xXOnq1r2KKNuBWSA wGDkGoCLXWNBPlOiLdCeiDEQSAtaqlVWqkq/hPmef4CdYMrfTUBAAA= To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1903; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=DeCjsQ5PeUHD/88dui7ovRM6BI8RHH6wgjgJJFECq5A=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBl+BLrFtKzhRfGH+VhbqFZ9LTZzSBtoBd9SJ/FUub/ qCq1V5eJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZfgS6wAKCRB33NvayMhJ0aDTD/ 9TzlYynsUyricEAWZDDbmK8g2H8cO8gdT7sowQKDJY+hgxpdr3HxAB8tBU5aKSJyuHy69ZbrK9gB/S t96GXyTFK2L5zzZ6GBfZQ0id7kmf5kfxXMXXuOHtDqmXok3oCaQAltJMRqgLoCVgmFdJG/m3ncE72J clISP9wNBkE7N6IPgIGT0J5SAJ5iOGlPYo7WNgfRjvIFZ9GWjHj4hRvCrg0v7JzvWuSPLQZpqTfsV0 VSvVzVagSbQJjUFsvHfd2aCSGRgdeQxqaETTS9CLeZSJ/QyU1Dbnq+AZPAjG82O6xmusEKssvdhR2b HR8DBnB7PKVj7j1CBlwte4U2DS39G6weHi8hrbqGEbtnZcSE8R6k8pIbUkqIN9xsPVPyJQie2goGuP Ve5wB+iPExlbhf0KwXb3nYnzwWJ672Al7N3hCIksnPFbMfcqbFza/FKPUEjvkTnhAVzIu3VN/8NGaB 8w+RTL7TCIXbYUhm8RUb4uEEZr4eq/LK3qZCtI8bJhAcPsqvQNkC45WmHD61OPRDQAOvEbr+nqr9v7 +S/7E8TnTVo+u0G/DxSSaE8ptPI0zOEeulk6f/85aEL5Sle3zAwpptFHfvfwPmKMXGWVlCDsZMkkYg n9S6BMFkKX7Qx9krEOXWIC8xkw3iYaxEL5C0/KNM0YmORFsyCFzdE21ROHcg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Unlike the the very close A740 GPU on the SM8550 SoC, the A750 GPU doesn't have an HWCFG block but a separate register set. The missing registers are added in the a6xx.xml.h file that would require a subsequent sync and the non-existent hwcfg is handled in a6xx_set_hwcg(). The A750 GPU info are added under the adreno_is_a750() macro and the ADRENO_7XX_GEN3 family id. This adds: - DT nodes Dependencies: None Tested using Mesa's main branch on the SM8650-QRD and with kmscube & vkcube to test basic rendering. Signed-off-by: Neil Armstrong --- Changes in v4: - Dropped applied patches - Added a few more OPPs that are safe on all SKUs - Re-ordered the OPPs - Link to v3: https://lore.kernel.org/r/20240216-topic-sm8650-gpu-v3-0-eb1f4b86d8d3@linaro.org Changes in v3: - Fixed smmu bindings if condition for GMU smmu - Collected reviews - Link to v2: https://lore.kernel.org/r/20240215-topic-sm8650-gpu-v2-0-6be0b4bf2e09@linaro.org Changes in v2: - Added separate a6xx.xml.h sync from https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27576 - Collected review tags - Inlined skip_programming - Use A7XX_RBBM_CGC_P2S_STATUS_TXDONE instead of BIT(0) - Drop now useless placeholder comment - Removed interconnect properties - Rebased on current linux-next - Link to v1: https://lore.kernel.org/r/20240212-topic-sm8650-gpu-v1-0-708a40b747b5@linaro.org --- Neil Armstrong (2): arm64: dts: qcom: sm8650: add GPU nodes arm64: dts: qcom: sm8650-qrd: enable GPU arch/arm64/boot/dts/qcom/sm8650-qrd.dts | 8 ++ arch/arm64/boot/dts/qcom/sm8650.dtsi | 181 ++++++++++++++++++++++++++++++++ 2 files changed, 189 insertions(+) --- base-commit: 2e93f143ca010a5013528e1cfdc895f024fe8c21 change-id: 20240208-topic-sm8650-gpu-489d5e2c2b17 Best regards, -- Neil Armstrong