Received: by 2002:ab2:620c:0:b0:1ef:ffd0:ce49 with SMTP id o12csp576860lqt; Mon, 18 Mar 2024 17:47:04 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXbTdsW5FKpLruaBcyQkgKDytKUetJZ2Dz7QNyVSSvNyl+ogxs7Ok75oJpdSxjHwNl8IGBOjfXl83hCsW8KWKgiP6XrI2L1+5Wid8mc4A== X-Google-Smtp-Source: AGHT+IFUZcAj837SMW6j1EdS2RsmyKh99rhe6rkWXGZwHw2xt6+tru4ypyHyiU1WRI8ggeGSgXwq X-Received: by 2002:a05:6a21:32a4:b0:1a1:44bb:da3f with SMTP id yt36-20020a056a2132a400b001a144bbda3fmr18297132pzb.53.1710809223855; Mon, 18 Mar 2024 17:47:03 -0700 (PDT) Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id b11-20020a170902650b00b001ddb6ba5809si9595197plk.522.2024.03.18.17.47.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Mar 2024 17:47:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-106869-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@gmail.com header.s=20230601 header.b="AhoOWS/u"; arc=fail (body hash mismatch); spf=pass (google.com: domain of linux-kernel+bounces-106869-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-106869-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 84D962829F3 for ; Tue, 19 Mar 2024 00:47:03 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id DC5EFA38; Tue, 19 Mar 2024 00:46:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AhoOWS/u" Received: from mail-pg1-f171.google.com (mail-pg1-f171.google.com [209.85.215.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 109F5A34; Tue, 19 Mar 2024 00:46:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.171 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710809213; cv=none; b=SNqhekX+zcKUwji0ih78AxdBiPJHdwyfzigUW64Kv7CNgkidRuzmezOdTPUZnVz3xugNZCceIXx9y4as76Xf8WRR4sni+R4kkul5xcI5kKDbzuI7PYDpBE+/DWjr3QmYmIr2Ux6nlVgg3Dvv5J/gHjqv89UBtREo5qiCqYAr1U4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710809213; c=relaxed/simple; bh=F57r67A1pl7pEtVuK37wwQEd/A7wxOn9FOZPSBRSwB8=; h=Message-ID:Date:MIME-Version:Subject:To:References:From: In-Reply-To:Content-Type; b=uwo2FIGcGgQBlKSNTaD7ckMGAvIZ+bufsLOdkZeowv0caGUBv/Vg7p+RicV+4H58sCXxPuDPEviG14fpyqmsWl0W4IhUhmuKp4r/Elt22rqqkIsYJLmXrtPxl5R+yGqriBHgSw3ELG8ZhgxQEsot7IglFpWnPsLHdzBI6XHcT6c= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=roeck-us.net; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AhoOWS/u; arc=none smtp.client-ip=209.85.215.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=roeck-us.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-pg1-f171.google.com with SMTP id 41be03b00d2f7-5d81b08d6f2so4002923a12.0; Mon, 18 Mar 2024 17:46:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1710809211; x=1711414011; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:autocrypt:from:references:to :content-language:subject:user-agent:mime-version:date:message-id :sender:from:to:cc:subject:date:message-id:reply-to; bh=EjEMCCW1c1Px24P8oKOq8kx+pFZ93LBk8LEdii5izfs=; b=AhoOWS/umygKcJwl91aGnfiqlLN/2vFMrP+T8uZM2GRS2j0WmOYm+U2z5R0OVxOrou vG5F26KIp8mekoUHJGHhLOWqCag/mc6Cmt+RRFFoHmBUcBVzIocq7HChBt+GD3OdjvqI 31i9CaiIMeVtqJZ3L0sEXhcLL0Wo3TxJE43a7+bvNGnSN4Nsar3imnHtHjmqFcjEWlFT 2uE4uiBgMDFQJZpRxBtZSq7GL+waq3dgzuFN2PEeDNPZN35c4jOabf9+BsB1enjbe3dV mZbeOJbgTc+WegSIuMopLd4sAD/HLsBXwqdntXisuntPCUhu4aWz8hgCphFBOsqTOkmq p0VQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710809211; x=1711414011; h=content-transfer-encoding:in-reply-to:autocrypt:from:references:to :content-language:subject:user-agent:mime-version:date:message-id :sender:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=EjEMCCW1c1Px24P8oKOq8kx+pFZ93LBk8LEdii5izfs=; b=E1mfuyHmhZwAz+Z5CvzpEEkNLL4B0YbPdiyCGavyhJWYxLvqhUfA6cZkHDQ6vAZv+U HxyAR3gXR5HhqcOOT52WJ5amwGpDPZXSM+Vh2QfGb8k5Ie/7k9X8SC/494kZ2H3TfsNt Pb413LTa72I5vyUEbSLlaomDRSBOCVOR/FSplvy9C3t3CRDdrgmca2Xz/c49FcrymuAW 19wPWS6T6RTqHDVgRbb69L8/aBo+RgkaxfbbLkv2R1SeBDMr5LrP57UvvDqXdLHVt0q1 pBlc4f161jDjz3bBjPwhzmd2p0UnKfejiFGGlo+xZpgvfk0ApwWJ/b4Pl39/ALOohROq 6x7w== X-Forwarded-Encrypted: i=1; AJvYcCVRpaGK42KanHGUit7hKflybS5c8HJt9Z/gXDAQU09qgW5vu6pUjj8RyxrHjD3D1pkuzhPSmHTBpRtzEI27WLNwGlUKtbQDLKmAPtRCXyUJya45Mu0ZRli+wxch53AudxleeXnJYclShOlzXBMtV2fr1Zx9C+ONR0rSsVGm8sPZg41trNHKfEgW X-Gm-Message-State: AOJu0YwKu/PoPFC65FxdiLheh42qWecCRAN+HafToa6iw80QGsws5e26 qgNJysTO82OzsU8EG/Zivdntn/Hihu0PX+fkY+pBSiSTlbqjw+L7giVwmF71 X-Received: by 2002:a17:90a:420a:b0:29b:36a8:4742 with SMTP id o10-20020a17090a420a00b0029b36a84742mr11291099pjg.13.1710809211210; Mon, 18 Mar 2024 17:46:51 -0700 (PDT) Received: from ?IPV6:2600:1700:e321:62f0:329c:23ff:fee3:9d7c? ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c]) by smtp.gmail.com with ESMTPSA id l5-20020a170902e2c500b001db8145a1a2sm9932093plc.274.2024.03.18.17.46.49 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 18 Mar 2024 17:46:50 -0700 (PDT) Sender: Guenter Roeck Message-ID: <13640a07-7395-4521-9c5d-748599202361@roeck-us.net> Date: Mon, 18 Mar 2024 17:46:48 -0700 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2] drivers: watchdog: ast2600 support bootstatus Content-Language: en-US To: Peter Yin , patrick@stwcx.xyz, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Joel Stanley , Andrew Jeffery , Wim Van Sebroeck , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org References: <20240318055219.3460121-1-peteryin.openbmc@gmail.com> From: Guenter Roeck Autocrypt: addr=linux@roeck-us.net; keydata= xsFNBE6H1WcBEACu6jIcw5kZ5dGeJ7E7B2uweQR/4FGxH10/H1O1+ApmcQ9i87XdZQiB9cpN RYHA7RCEK2dh6dDccykQk3bC90xXMPg+O3R+C/SkwcnUak1UZaeK/SwQbq/t0tkMzYDRxfJ7 nyFiKxUehbNF3r9qlJgPqONwX5vJy4/GvDHdddSCxV41P/ejsZ8PykxyJs98UWhF54tGRWFl 7i1xvaDB9lN5WTLRKSO7wICuLiSz5WZHXMkyF4d+/O5ll7yz/o/JxK5vO/sduYDIlFTvBZDh gzaEtNf5tQjsjG4io8E0Yq0ViobLkS2RTNZT8ICq/Jmvl0SpbHRvYwa2DhNsK0YjHFQBB0FX IdhdUEzNefcNcYvqigJpdICoP2e4yJSyflHFO4dr0OrdnGLe1Zi/8Xo/2+M1dSSEt196rXaC kwu2KgIgmkRBb3cp2vIBBIIowU8W3qC1+w+RdMUrZxKGWJ3juwcgveJlzMpMZNyM1jobSXZ0 VHGMNJ3MwXlrEFPXaYJgibcg6brM6wGfX/LBvc/haWw4yO24lT5eitm4UBdIy9pKkKmHHh7s jfZJkB5fWKVdoCv/omy6UyH6ykLOPFugl+hVL2Prf8xrXuZe1CMS7ID9Lc8FaL1ROIN/W8Vk BIsJMaWOhks//7d92Uf3EArDlDShwR2+D+AMon8NULuLBHiEUQARAQABzTJHdWVudGVyIFJv ZWNrIChMaW51eCBhY2NvdW50KSA8bGludXhAcm9lY2stdXMubmV0PsLBgQQTAQIAKwIbAwYL CQgHAwIGFQgCCQoLBBYCAwECHgECF4ACGQEFAlVcphcFCRmg06EACgkQyx8mb86fmYFg0RAA nzXJzuPkLJaOmSIzPAqqnutACchT/meCOgMEpS5oLf6xn5ySZkl23OxuhpMZTVX+49c9pvBx hpvl5bCWFu5qC1jC2eWRYU+aZZE4sxMaAGeWenQJsiG9lP8wkfCJP3ockNu0ZXXAXwIbY1O1 c+l11zQkZw89zNgWgKobKzrDMBFOYtAh0pAInZ9TSn7oA4Ctejouo5wUugmk8MrDtUVXmEA9 7f9fgKYSwl/H7dfKKsS1bDOpyJlqhEAH94BHJdK/b1tzwJCFAXFhMlmlbYEk8kWjcxQgDWMu GAthQzSuAyhqyZwFcOlMCNbAcTSQawSo3B9yM9mHJne5RrAbVz4TWLnEaX8gA5xK3uCNCeyI sqYuzA4OzcMwnnTASvzsGZoYHTFP3DQwf2nzxD6yBGCfwNGIYfS0i8YN8XcBgEcDFMWpOQhT Pu3HeztMnF3HXrc0t7e5rDW9zCh3k2PA6D2NV4fews9KDFhLlTfCVzf0PS1dRVVWM+4jVl6l HRIAgWp+2/f8dx5vPc4Ycp4IsZN0l1h9uT7qm1KTwz+sSl1zOqKD/BpfGNZfLRRxrXthvvY8 BltcuZ4+PGFTcRkMytUbMDFMF9Cjd2W9dXD35PEtvj8wnEyzIos8bbgtLrGTv/SYhmPpahJA l8hPhYvmAvpOmusUUyB30StsHIU2LLccUPPOwU0ETofVZwEQALlLbQeBDTDbwQYrj0gbx3bq 7kpKABxN2MqeuqGr02DpS9883d/t7ontxasXoEz2GTioevvRmllJlPQERVxM8gQoNg22twF7 pB/zsrIjxkE9heE4wYfN1AyzT+AxgYN6f8hVQ7Nrc9XgZZe+8IkuW/Nf64KzNJXnSH4u6nJM J2+Dt274YoFcXR1nG76Q259mKwzbCukKbd6piL+VsT/qBrLhZe9Ivbjq5WMdkQKnP7gYKCAi pNVJC4enWfivZsYupMd9qn7Uv/oCZDYoBTdMSBUblaLMwlcjnPpOYK5rfHvC4opxl+P/Vzyz 6WC2TLkPtKvYvXmdsI6rnEI4Uucg0Au/Ulg7aqqKhzGPIbVaL+U0Wk82nz6hz+WP2ggTrY1w ZlPlRt8WM9w6WfLf2j+PuGklj37m+KvaOEfLsF1v464dSpy1tQVHhhp8LFTxh/6RWkRIR2uF I4v3Xu/k5D0LhaZHpQ4C+xKsQxpTGuYh2tnRaRL14YMW1dlI3HfeB2gj7Yc8XdHh9vkpPyuT nY/ZsFbnvBtiw7GchKKri2gDhRb2QNNDyBnQn5mRFw7CyuFclAksOdV/sdpQnYlYcRQWOUGY HhQ5eqTRZjm9z+qQe/T0HQpmiPTqQcIaG/edgKVTUjITfA7AJMKLQHgp04Vylb+G6jocnQQX JqvvP09whbqrABEBAAHCwWUEGAECAA8CGwwFAlVcpi8FCRmg08MACgkQyx8mb86fmYHNRQ/+ J0OZsBYP4leJvQF8lx9zif+v4ZY/6C9tTcUv/KNAE5leyrD4IKbnV4PnbrVhjq861it/zRQW cFpWQszZyWRwNPWUUz7ejmm9lAwPbr8xWT4qMSA43VKQ7ZCeTQJ4TC8kjqtcbw41SjkjrcTG wF52zFO4bOWyovVAPncvV9eGA/vtnd3xEZXQiSt91kBSqK28yjxAqK/c3G6i7IX2rg6pzgqh hiH3/1qM2M/LSuqAv0Rwrt/k+pZXE+B4Ud42hwmMr0TfhNxG+X7YKvjKC+SjPjqp0CaztQ0H nsDLSLElVROxCd9m8CAUuHplgmR3seYCOrT4jriMFBtKNPtj2EE4DNV4s7k0Zy+6iRQ8G8ng QjsSqYJx8iAR8JRB7Gm2rQOMv8lSRdjva++GT0VLXtHULdlzg8VjDnFZ3lfz5PWEOeIMk7Rj trjv82EZtrhLuLjHRCaG50OOm0hwPSk1J64R8O3HjSLdertmw7eyAYOo4RuWJguYMg5DRnBk WkRwrSuCn7UG+qVWZeKEsFKFOkynOs3pVbcbq1pxbhk3TRWCGRU5JolI4ohy/7JV1TVbjiDI HP/aVnm6NC8of26P40Pg8EdAhajZnHHjA7FrJXsy3cyIGqvg9os4rNkUWmrCfLLsZDHD8FnU mDW4+i+XlNFUPUYMrIKi9joBhu18ssf5i5Q= In-Reply-To: <20240318055219.3460121-1-peteryin.openbmc@gmail.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 3/17/24 22:52, Peter Yin wrote: > Add WDIOF_EXTERN1 and WDIOF_CARDRESET bootstatus in ast2600 > > Regarding the AST2600 specification, the WDTn Timeout Status Register > (WDT10) has bit 1 reserved. To verify the second boot source, > we need to check SEC14 bit 12 and bit 13. > The bits 8-23 in the WDTn Timeout Status Register are the Watchdog > Event Count, which we can use to verify WDIOF_EXTERN1. > > Signed-off-by: Peter Yin You'll have to separate dts and yaml file changes from driver changes. > --- > Change log: > > v1 -> v2 > - Add comment and support WDIOF_CARDRESET in ast2600 > > v1 > - Patch 0001 - Add WDIOF_EXTERN1 bootstatus > --- > arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 8 ++--- > drivers/watchdog/aspeed_wdt.c | 45 ++++++++++++++++++++++--- > 2 files changed, 44 insertions(+), 9 deletions(-) > > diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi > index e0b44498269f..23ae7f0430e9 100644 > --- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi > +++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi > @@ -556,24 +556,24 @@ uart5: serial@1e784000 { > > wdt1: watchdog@1e785000 { > compatible = "aspeed,ast2600-wdt"; > - reg = <0x1e785000 0x40>; > + reg = <0x1e785000 0x40>, <0x1e6f2000 0x20>; > }; > > wdt2: watchdog@1e785040 { > compatible = "aspeed,ast2600-wdt"; > - reg = <0x1e785040 0x40>; > + reg = <0x1e785040 0x40>, <0x1e6f2000 0x020>; > status = "disabled"; > }; > > wdt3: watchdog@1e785080 { > compatible = "aspeed,ast2600-wdt"; > - reg = <0x1e785080 0x40>; > + reg = <0x1e785080 0x40>, <0x1e6f2000 0x020>; > status = "disabled"; > }; > > wdt4: watchdog@1e7850c0 { > compatible = "aspeed,ast2600-wdt"; > - reg = <0x1e7850C0 0x40>; > + reg = <0x1e7850C0 0x40>, <0x1e6f2000 0x020>; > status = "disabled"; > }; > > diff --git a/drivers/watchdog/aspeed_wdt.c b/drivers/watchdog/aspeed_wdt.c > index b4773a6aaf8c..65118e461130 100644 > --- a/drivers/watchdog/aspeed_wdt.c > +++ b/drivers/watchdog/aspeed_wdt.c > @@ -33,6 +33,7 @@ struct aspeed_wdt { > void __iomem *base; > u32 ctrl; > const struct aspeed_wdt_config *cfg; > + void __iomem *sec_base; > }; > > static const struct aspeed_wdt_config ast2400_config = { > @@ -82,6 +83,15 @@ MODULE_DEVICE_TABLE(of, aspeed_wdt_of_table); > #define WDT_RESET_MASK1 0x1c > #define WDT_RESET_MASK2 0x20 > > +/* > + * Only Ast2600 support > + */ > +#define WDT_EVENT_COUNTER_MASK (0xFFF << 8) > +#define WDT_SECURE_ENGINE_STATUS (0x14) > +#define ABR_IMAGE_SOURCE BIT(12) > +#define ABR_IMAGE_SOURCE_SPI BIT(13) > +#define SECOND_BOOT_ENABLE BIT(14) > + > /* > * WDT_RESET_WIDTH controls the characteristics of the external pulse (if > * enabled), specifically: > @@ -313,6 +323,7 @@ static int aspeed_wdt_probe(struct platform_device *pdev) > const char *reset_type; > u32 duration; > u32 status; > + u32 sec_st; > int ret; > > wdt = devm_kzalloc(dev, sizeof(*wdt), GFP_KERNEL); > @@ -330,6 +341,12 @@ static int aspeed_wdt_probe(struct platform_device *pdev) > if (IS_ERR(wdt->base)) > return PTR_ERR(wdt->base); > > + if (of_device_is_compatible(np, "aspeed,ast2600-wdt")) { > + wdt->sec_base = devm_platform_ioremap_resource(pdev, 1); > + if (IS_ERR(wdt->sec_base)) > + return PTR_ERR(wdt->sec_base); > + } > + > wdt->wdd.info = &aspeed_wdt_info; > > if (wdt->cfg->irq_mask) { > @@ -459,12 +476,30 @@ static int aspeed_wdt_probe(struct platform_device *pdev) > } > > status = readl(wdt->base + WDT_TIMEOUT_STATUS); > - if (status & WDT_TIMEOUT_STATUS_BOOT_SECONDARY) { > - wdt->wdd.bootstatus = WDIOF_CARDRESET; > > - if (of_device_is_compatible(np, "aspeed,ast2400-wdt") || > - of_device_is_compatible(np, "aspeed,ast2500-wdt")) > - wdt->wdd.groups = bswitch_groups; > + if (of_device_is_compatible(np, "aspeed,ast2600-wdt")) { > + /* > + * The WDTn Timeout Status Register bit 1 is reserved. > + * To verify the second boot source, > + * we need to check SEC14 bit 12 and bit 13. > + */ > + sec_st = readl(wdt->sec_base + WDT_SECURE_ENGINE_STATUS); > + if( sec_st & SECOND_BOOT_ENABLE) > + if (sec_st & ABR_IMAGE_SOURCE || > + sec_st & ABR_IMAGE_SOURCE_SPI) I am sure that checkpatch as something to say here. Either case, I would very much prefer a single if() statement such as if (sec_st & SECOND_BOOT_ENABLE && sec_st & (ABR_IMAGE_SOURCE | ABR_IMAGE_SOURCE_SPI)) > + wdt->wdd.bootstatus |= WDIOF_CARDRESET; > + > + /* > + * To check Watchdog Event Count for WDIOF_EXTERN1 > + */ > + if (status & WDT_EVENT_COUNTER_MASK) { > + wdt->wdd.bootstatus |= WDIOF_EXTERN1; > + } Unnecessary { } .. but does this really indicate that there was a reset due to some event ? This reads three 8-bit counters. Wouldn't it make more sense to check bit 0 instead ? I am also not sure if reading the watchdog status from WDT_SECURE_ENGINE_STATUS adds any value over the status reported in the watchdog status register. You'll have to explain why the added complexity is necessary or even adds value. Never mind, though ... Looking into the datasheets, the current code is quite completely wrong anyway. Bit 1 of the status register indicates on ast2500 if the boot was from the second boot source. It does not indicate that the most recent reset was triggered by the watchdog. The code should just be changed to set WDIOF_CARDRESET if bit 0 of the status register is set. The boot source is out of scope for the watchdog status bits. Thanks, Guenter