Received-SPF: pass (google.com: domain of linux-kernel+bounces-107385-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Date: Tue, 19 Mar 2024 11:26:32 +0100
From: Jiri Pirko <jiri@resnulli.us>
To: Min Li <lnimi@hotmail.com>
Cc: richardcochran@gmail.com, lee@kernel.org, linux-kernel@vger.kernel.org,
	netdev@vger.kernel.org, Min Li <min.li.xe@renesas.com>
Subject: Re: [PATCH net-next v7 0/5] ptp: clockmatrix: support 32-bit address
 space
Message-ID: <ZfloWPxw_iFJvLDs@nanopsycho>
References: <LV3P220MB1202C9E9B0C5CE022F78CA5DA02D2@LV3P220MB1202.NAMP220.PROD.OUTLOOK.COM>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <LV3P220MB1202C9E9B0C5CE022F78CA5DA02D2@LV3P220MB1202.NAMP220.PROD.OUTLOOK.COM>

Mon, Mar 18, 2024 at 06:32:08PM CET, lnimi@hotmail.com wrote:
>From: Min Li <min.li.xe@renesas.com>
>
>The main porpose of this series is [PATCH 1/5], which is to support read/write
>to the whole 32-bit address space. Other changes are increamental since
>[PATCH 1/5].

net-next is closed, send again next week.

> 
>
>Min Li (5):
>  ptp: clockmatrix: support 32-bit address space
>  ptp: clockmatrix: set write phase timer to 0 when not in PCW mode
>  ptp: clockmatrix: dco input-to-output delay is 20 FOD cycles + 8ns
>  ptp: clockmatrix: Fix caps.max_adj to reflect
>    DPLL_MAX_FREQ_OFFSET[MAX_FFO]
>  ptp: clockmatrix: move register and firmware related definition to
>    idt8a340_reg.h
>
> drivers/ptp/ptp_clockmatrix.c    | 120 ++++--
> drivers/ptp/ptp_clockmatrix.h    |  66 +--
> include/linux/mfd/idt8a340_reg.h | 664 ++++++++++++++++++-------------
> 3 files changed, 482 insertions(+), 368 deletions(-)
>
>-- 
>2.39.2
>
>