Received: by 2002:ab2:620c:0:b0:1ef:ffd0:ce49 with SMTP id o12csp991343lqt; Tue, 19 Mar 2024 09:33:56 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCW4ghCIVqfla7on00GTBQyOcwVgwVDXDJI7YWUV5C9VKi29i1Vt/eob5u5BPXHi+35D3Qecs0Wlja8hC+zbZ8qOjoBeq4KUvClcfCjElQ== X-Google-Smtp-Source: AGHT+IGX4qXZ+noiK1XwgyX/3DOy+F9Ew43qKMv+1b+R2BeMiIeKeCYd4DJwi9jrBLqkU/RZgDnO X-Received: by 2002:a05:6a00:816:b0:6e7:2018:aabd with SMTP id m22-20020a056a00081600b006e72018aabdmr9575794pfk.8.1710866036059; Tue, 19 Mar 2024 09:33:56 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710866036; cv=pass; d=google.com; s=arc-20160816; b=yYKJfgI7+nsbDG33ADjnZfaLogH5Kzor4r71+OsS8vLFWpPE8UN5kKaQDCMzrIxvR5 JznTe+AY4YkVjtciOE76HnCUqKioKuCCGbhJq+tuoMajGWsrnNi1qvDarg99WscPCTnH uken4iOI+k0iykMjFqUDIKGGshhvC9jTendbDWQUyp4U/IJ2+HMo1twYspUL0qFX1KJP c/+2qXiL3GWP3KYzl8IvnxVblblVntshh5lHJAzSjNOEecwW9ioSolt+ywI+0skzq2xi UCiwZ9Ak8u0EOeJvYxwzL03zqduA67Lhwr959/7sZXkd0V26GudzzAMEP0bl72cAiEkk ONGA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:subject:cc:to:from:date:message-id :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :user-agent:feedback-id:dkim-signature:dkim-signature; bh=5PacjDnrv60KmvLGthOosWtkrJp+6d39J0qvJm8IlpM=; fh=XcW3Vc6R1zrzWFRRZ5KJpJd55uRTRJe1DDytgVYONRU=; b=mvJ7rRaXDPemfMFY1o4JQfdo4FATALRAXA70uTNHxqMzmC02z30ipo01CUIPb4MURG +cxSMCrzXbvL0Ii65wYOrPKo1oSNR/Ti+YvO9vVgLZ9uG19JaPotnmiFq9gwo+9mSSnG u/MR+zrrv9ick+8PZNBCNMBlgHE6gEoS5A91BjiOOKrLk+oEjvRHUrWb8Drx9Tqbs/2P CVN9u0BeN89iJ0PnkVJaEiLQ/5NCFVhf+sEMC2SFxqvnHeN8oa3JoxQTLBPtmyHjKloP Ap2FuloP6TwMcytIYxirf6xp+KSrvorMZBJpH7zC8IHyEAs+jbLCBPoPQ0uhFc5qe3Lj Ip/g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@arndb.de header.s=fm1 header.b=BnsGpS5f; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=oQlVvSB5; arc=pass (i=1 spf=pass spfdomain=arndb.de dkim=pass dkdomain=arndb.de dkim=pass dkdomain=messagingengine.com dmarc=pass fromdomain=arndb.de); spf=pass (google.com: domain of linux-kernel+bounces-107842-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-107842-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=arndb.de Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id h12-20020aa786cc000000b006e6b5eb6c01si11169683pfo.376.2024.03.19.09.33.55 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Mar 2024 09:33:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-107842-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@arndb.de header.s=fm1 header.b=BnsGpS5f; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=oQlVvSB5; arc=pass (i=1 spf=pass spfdomain=arndb.de dkim=pass dkdomain=arndb.de dkim=pass dkdomain=messagingengine.com dmarc=pass fromdomain=arndb.de); spf=pass (google.com: domain of linux-kernel+bounces-107842-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-107842-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=arndb.de Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 93E72281D89 for ; Tue, 19 Mar 2024 16:33:55 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 04D7213AF2; Tue, 19 Mar 2024 16:33:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=arndb.de header.i=@arndb.de header.b="BnsGpS5f"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="oQlVvSB5" Received: from wfout4-smtp.messagingengine.com (wfout4-smtp.messagingengine.com [64.147.123.147]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15B76111A1 for ; Tue, 19 Mar 2024 16:33:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=64.147.123.147 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710866031; cv=none; b=A64Low3XbfWsc9puUtxzxx9eCQB82t4EhdB0mKl2OdOBXWmEkcRJbH7KYVvkg5z/cs4Ci8hd/9xHkZpIsg/GoQQKBIkKYIFEBCzHX0Qjgchs80D+f3jdc42UhGJ49QnSU2Y7zQou74TCgFZtYLsYyTCG8ZuWJ1js/uo240Tp3zo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710866031; c=relaxed/simple; bh=jTuP7UOxNU4eiH1N4MkH4w+MtwnyDyycW6NcQNT0/1I=; h=MIME-Version:Message-Id:Date:From:To:Cc:Subject:Content-Type; b=F7VuWlGNioPH8iPx7eCmPgyKlRlniVx9EbXOzirwPihWSwzI24PMsSL9Gdk2cUSXUkI5ywd/mNA+PGC9hfpIi1GWaE21cmJGqLmONaPSHne1RiKtO7xso8BBfTVv53Ji2UWVGbTYZO3kIiXa2E6HGxOumm7zSk365OvyE0vd4Q4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arndb.de; spf=pass smtp.mailfrom=arndb.de; dkim=pass (2048-bit key) header.d=arndb.de header.i=@arndb.de header.b=BnsGpS5f; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=oQlVvSB5; arc=none smtp.client-ip=64.147.123.147 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arndb.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arndb.de Received: from compute5.internal (compute5.nyi.internal [10.202.2.45]) by mailfout.west.internal (Postfix) with ESMTP id F292D1C00108; Tue, 19 Mar 2024 12:33:47 -0400 (EDT) Received: from imap51 ([10.202.2.101]) by compute5.internal (MEProxy); Tue, 19 Mar 2024 12:33:48 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arndb.de; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:message-id:mime-version:reply-to :subject:subject:to:to; s=fm1; t=1710866027; x=1710952427; bh=5P acjDnrv60KmvLGthOosWtkrJp+6d39J0qvJm8IlpM=; b=BnsGpS5f7UfNmfoPnY 1bjTCyPTeqoTaARq4e42Yupb/lq4FrV6SwiedHMvuhdpIYjthiQAXqXfg0+Y82Fl DZF0Qs4JIo7HcOmRSJRMeh6TdP8K/O4gfmr6R3A6jctqTrN/NG0gSdryz4nbKOgH zoMcBGQMwgwRzh301cB1ur12Uf+jYwfE7wxyHbGjRhDyv93eM45/ujwlGkgySF34 Aq2Tis74BSyj0Ak16Me8+BREnrXJYimMvodbmEMlx+nsazaDuOWfbJG/ugtjroO6 ZYFZx57l4r1FEHCyXNP8Qc01q5udhwa+o7wzISQDXan5HfWC9jk29l/dbEGOKOuE oWlA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:message-id:mime-version:reply-to:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm2; t=1710866027; x=1710952427; bh=5PacjDnrv60Km vLGthOosWtkrJp+6d39J0qvJm8IlpM=; b=oQlVvSB56wG6zXVZ3wctyVbMSuwc4 tm8naZev045clh+N1cxN2r+OAtSwAH9X2gf7A073jVsEmLbwuvfUqMHr2pKUscsW wjHJdEHUpfB3QQsNaRae+0NK1vqwAUXKDnAPz6eCexIv2F0NwZ7joCVPdbxAj0jp B+D0fgm5c4dUXRWkVdUVPgy3G33lD/D0zsBBqn9uIMfp163/JnrF+Eun57DuvOpm C8u/jnydrzousBPjEV56KXOc4rCU9kbm+9u5ITf3qLHE8N3axNeqTqJ0+jbZgQIq EXnaqZvA8wgtkou9J1L+SlraDrBbKOSC/drTDzk2H7yutMdCGWy7TbeXA== X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvledrledtgdeifecutefuodetggdotefrodftvf curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenuc fjughrpefofgggkfffhffvvefutgfgsehtqhertderreejnecuhfhrohhmpedftehrnhgu uceuvghrghhmrghnnhdfuceorghrnhgusegrrhhnuggsrdguvgeqnecuggftrfgrthhtvg hrnheptddvleffkedvueekvedvffekieejteevfeduvdffgfeljeegtddvuefhuedtkeej necuffhomhgrihhnpehkvghrnhgvlhdrohhrghdpphgvnhhguhhtrhhonhhigidruggvpd hgihhthhhusgdrtghomhenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgr ihhlfhhrohhmpegrrhhnugesrghrnhgusgdruggv X-ME-Proxy: Feedback-ID: i56a14606:Fastmail Received: by mailuser.nyi.internal (Postfix, from userid 501) id 34349B6008D; Tue, 19 Mar 2024 12:33:47 -0400 (EDT) X-Mailer: MessagingEngine.com Webmail Interface User-Agent: Cyrus-JMAP/3.11.0-alpha0-300-gdee1775a43-fm-20240315.001-gdee1775a Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <2227a206-d1b8-40e0-812e-c9b601bc0cc7@app.fastmail.com> Date: Tue, 19 Mar 2024 17:32:22 +0100 From: "Arnd Bergmann" To: "Linus Torvalds" Cc: soc@kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [GIT PULL] ARM: late SoC changes for 6.9 Content-Type: text/plain;charset=utf-8 Content-Transfer-Encoding: quoted-printable The following changes since commit d206a76d7d2726f3b096037f2079ce0bd3ba3= 29b: Linux 6.8-rc6 (2024-02-25 15:46:06 -0800) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/soc-l= ate-6.9 for you to fetch changes up to 72ebb41b88f9d7c10c5e159e0507074af0a22fe2: soc: fsl: dpio: fix kcalloc() argument order (2024-03-13 17:17:32 +010= 0) ---------------------------------------------------------------- ARM: late SoC changes for 6.9 These are changes that for some reason ended up not making it into the first four branches but that should still make it into 6.9: - A rework of the omap clock support that touches both drivers and device tree files - The reset controller branch changes that had a dependency on late bugfixes. Merging them here avoids a backmerge of 6.8-rc5 into the drivers branch - The RISC-V/starfive, RISC-V/microchip and ARM/Broadcom devicetree changes that got delayed and needed some extra time in linux-next for wider testing. ---------------------------------------------------------------- Arnd Bergmann (8): ARM: bcm: stop selecing CONFIG_TICK_ONESHOT Merge tag 'omap-for-v6.9/dt-warnings-signed' of git://git.kernel.o= rg/pub/scm/linux/kernel/git/tmlind/linux-omap into soc/late Merge tag 'reset-for-v6.9' of git://git.pengutronix.de/pza/linux i= nto soc/late Merge tag 'riscv-dt-for-v6.9' of https://git.kernel.org/pub/scm/li= nux/kernel/git/conor/linux into soc/late Merge tag 'arm-soc/for-6.9/devicetree-arm64' of https://github.com= /Broadcom/stblinux into soc/late Merge tag 'arm-soc/for-6.9/drivers' of https://github.com/Broadcom= /stblinux into soc/late Merge tag 'arm-soc/for-6.9/soc' of https://github.com/Broadcom/stb= linux into soc/late soc: fsl: dpio: fix kcalloc() argument order Changhuang Liang (1): riscv: dts: starfive: jh7110: Add camera subsystem nodes Chen Wang (2): dt-bindings: reset: sophgo: support SG2042 reset: simple: add support for Sophgo SG2042 Conor Dooley (1): riscv: dts: microchip: add missing CAN bus clocks Cristian Ciocaltea (4): riscv: dts: starfive: jh7100: Add sysmain and gmac DT nodes riscv: dts: starfive: jh7100-common: Setup pinmux and enable gmac riscv: dts: starfive: visionfive-v1: Setup ethernet phy riscv: dts: starfive: beaglev-starlight: Setup phy reset gpio Florian Fainelli (3): dt-bindings: bus: Document Broadcom GISB arbiter 74165 compatible bus: brcmstb_gisb: Added support for 74165 register layout ARM: brcmstb: Add debug UART entry for 74165 Heinrich Schuchardt (1): dt-bindings: riscv: cpus: reg matches hart ID Ji Sheng Teoh (1): dt-bindings: pwm: opencores: Add compatible for StarFive JH8100 Krzysztof Kozlowski (4): of: Add of_phandle_args_equal() helper cpufreq: do not open-code of_phandle_args_equal() reset: gpio: Add GPIO-based reset controller reset: Instantiate reset GPIO controller for shared reset-gpios Rafa=C5=82 Mi=C5=82ecki (2): arm64: dts: broadcom: bcmbca: bcm4908: use NVMEM layout for Asus G= T-AC5300 arm64: dts: broadcom: bcmbca: bcm4908: drop invalid switch cells Shravan Chippa (1): riscv: dts: microchip: add specific compatible for mpfs pdma Tony Lindgren (4): clk: ti: Handle possible address in the node name clk: ti: Improve clksel clock bit parsing for reg property ARM: dts: am3: Update clksel clocks to use reg instead of ti,bit-s= hift ARM: dts: omap3: Update clksel clocks to use reg instead of ti,bit= -shift Uwe Kleine-K=C3=B6nig (2): bus: ts-nbus: Convert to atomic pwm API bus: ts-nbus: Improve error reporting William Qiu (3): dt-bindings: pwm: Add bindings for OpenCores PWM Controller riscv: dts: starfive: jh7100: Add PWM node and pins configuration riscv: dts: starfive: jh7110: Add PWM node and pins configuration .../devicetree/bindings/bus/brcm,gisb-arb.yaml | 1 + .../devicetree/bindings/pwm/opencores,pwm.yaml | 56 +++ .../bindings/reset/sophgo,sg2042-reset.yaml | 35 ++ Documentation/devicetree/bindings/riscv/cpus.yaml | 4 + MAINTAINERS | 5 + arch/arm/boot/dts/ti/omap/am33xx-clocks.dtsi | 39 +- arch/arm/boot/dts/ti/omap/am35xx-clocks.dtsi | 18 +- arch/arm/boot/dts/ti/omap/omap3430es1-clocks.dtsi | 52 ++- .../boot/dts/ti/omap/omap34xx-omap36xx-clocks.dtsi | 86 ++-- .../omap36xx-am35xx-omap3430es2plus-clocks.dtsi | 28 +- arch/arm/boot/dts/ti/omap/omap36xx-clocks.dtsi | 7 +- .../ti/omap/omap36xx-omap3430es2plus-clocks.dtsi | 46 +- arch/arm/boot/dts/ti/omap/omap3xxx-clocks.dtsi | 510 +++++++++++---= ------- arch/arm/include/debug/brcmstb.S | 8 +- arch/arm/mach-bcm/Kconfig | 1 - .../dts/broadcom/bcmbca/bcm4908-asus-gt-ac5300.dts | 13 +- arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi | 3 - arch/riscv/boot/dts/microchip/mpfs.dtsi | 6 +- .../boot/dts/starfive/jh7100-beaglev-starlight.dts | 11 + arch/riscv/boot/dts/starfive/jh7100-common.dtsi | 108 +++++ .../dts/starfive/jh7100-starfive-visionfive-v1.dts | 22 +- arch/riscv/boot/dts/starfive/jh7100.dtsi | 45 ++ .../dts/starfive/jh7110-starfive-visionfive-2.dtsi | 71 +++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 76 +++ drivers/bus/brcmstb_gisb.c | 15 + drivers/bus/ts-nbus.c | 81 ++-- drivers/clk/ti/apll.c | 11 +- drivers/clk/ti/clk.c | 71 ++- drivers/clk/ti/clock.h | 1 + drivers/clk/ti/divider.c | 5 +- drivers/clk/ti/gate.c | 9 +- drivers/clk/ti/interface.c | 4 +- drivers/clk/ti/mux.c | 6 +- drivers/reset/Kconfig | 12 +- drivers/reset/Makefile | 1 + drivers/reset/core.c | 224 ++++++++- drivers/reset/reset-gpio.c | 119 +++++ drivers/reset/reset-simple.c | 2 + drivers/soc/fsl/dpio/dpio-service.c | 2 +- include/dt-bindings/reset/sophgo,sg2042-reset.h | 87 ++++ include/linux/clk/ti.h | 3 + include/linux/cpufreq.h | 3 +- include/linux/of.h | 16 + include/linux/reset-controller.h | 4 + 44 files changed, 1441 insertions(+), 486 deletions(-) create mode 100644 Documentation/devicetree/bindings/pwm/opencores,pwm.= yaml create mode 100644 Documentation/devicetree/bindings/reset/sophgo,sg204= 2-reset.yaml create mode 100644 drivers/reset/reset-gpio.c create mode 100644 include/dt-bindings/reset/sophgo,sg2042-reset.h