Received-SPF: pass (google.com: domain of linux-kernel+bounces-110534-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Date: Thu, 21 Mar 2024 18:04:39 +0000
From: Lee Jones <lee@kernel.org>
To: Min Li <lnimi@hotmail.com>
Cc: richardcochran@gmail.com, linux-kernel@vger.kernel.org,
	netdev@vger.kernel.org, Min Li <min.li.xe@renesas.com>
Subject: Re: [PATCH net-next v7 0/5] ptp: clockmatrix: support 32-bit address
 space
Message-ID: <20240321180439.GF13211@google.com>
References: <LV3P220MB1202C9E9B0C5CE022F78CA5DA02D2@LV3P220MB1202.NAMP220.PROD.OUTLOOK.COM>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <LV3P220MB1202C9E9B0C5CE022F78CA5DA02D2@LV3P220MB1202.NAMP220.PROD.OUTLOOK.COM>

On Mon, 18 Mar 2024, Min Li wrote:

> From: Min Li <min.li.xe@renesas.com>
> 
> The main porpose of this series is [PATCH 1/5], which is to support read/write
> to the whole 32-bit address space. Other changes are increamental since
> [PATCH 1/5].
>  
> 
> Min Li (5):
>   ptp: clockmatrix: support 32-bit address space
>   ptp: clockmatrix: set write phase timer to 0 when not in PCW mode
>   ptp: clockmatrix: dco input-to-output delay is 20 FOD cycles + 8ns
>   ptp: clockmatrix: Fix caps.max_adj to reflect
>     DPLL_MAX_FREQ_OFFSET[MAX_FFO]
>   ptp: clockmatrix: move register and firmware related definition to
>     idt8a340_reg.h
> 
>  drivers/ptp/ptp_clockmatrix.c    | 120 ++++--
>  drivers/ptp/ptp_clockmatrix.h    |  66 +--

>  include/linux/mfd/idt8a340_reg.h | 664 ++++++++++++++++++-------------

Acked-by: Lee Jones <lee@kernel.org>

>  3 files changed, 482 insertions(+), 368 deletions(-)

-- 
Lee Jones [李琼斯]