Received-SPF: pass (google.com: domain of linux-kernel+bounces-109085-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Songyang Li <leesongyang@outlook.com>
To: tsbogend@alpha.franken.de
Cc: linux-mips@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	Songyang Li <leesongyang@outlook.com>
Subject: [PATCH] MIPS: Octeon: Add PCIe link status check
Date: Wed, 20 Mar 2024 23:22:00 +0800
Message-ID:
 <TY3P286MB27542582C36379EB4A128DEFB4332@TY3P286MB2754.JPNP286.PROD.OUTLOOK.COM>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: TY3P286MB2754:EE_|TY3P286MB2562:EE_
X-MS-Office365-Filtering-Correlation-Id: 4815c572-31e0-400c-f7ee-08dc48f17f2e
X-MS-Exchange-SLBlob-MailProps:
	Vs63Iqe4sQk8N0yY9albUc+E2gbT5Qb45bcPRRKiE0NCRmCl89oJwaR7LhkAkC9rNTLh/6WerkVWBIXK3xyRivGAbYA35+xQkGmQQzoTjVaZTqjVgVTfxJMftZjDSa8g89IvGu7osMPfAA8G7zjRe1ECIVIo5Yc4n6MDdZkRrxLDjG1PBnFc6J0vsJqir2Tgf4Y3olSIJd0sfbykQbPqtRiiS+uD80ddAKcMUnudh/jEDyQ9Da5bfwGLx2u+JCbmHtGG2KmcRq5Rny9GV3/bLFnCohhl8fYiSiZG1mXixEe+P8xZ5r9k2KDPnPxc47aPVFjQPDXqxxfLvx2hILqQfUlXorBF6BNmdYw38YVk3uQzTjQYWw1dshs4wplrSDvNj1zeXIkVDDA8aW/UlNoTDdW1VROiqD0dxResfLp+6/UDqoaP9CBEICRtP/c4pcKe7gOyd8caGEvVRGBjbbCFMJdn4XccW0zsrgjWotWfjNu/TkZgESfH42yWcVGXruS535zw3pNvDQIb131Plhf+muNwt7bCVZ5JKZ8LZyamvN4IlFLro4hLWKBHbSaBrpg3aJ/Iz6bp/KpfCFPDdHCREEw3u62OUBRBvDygdm7B8DkHMCWydz1KT8rVqiEJXgpXmxlUrpkZROAy7Z/o6rjv97IF4c6Oee7/yVF/GJU0IB5ACxL199HdZsEp0XHlchIBhk6vJD931sm7zHnU/SSbzw+1G+ma/GJkwIk69BBxbh0=
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info:
	luJzAsYBB9lxy1jf/H79OsTB+Sz+LiBG+a0bBU9CD0vVzrlkwUhHGjIatl6iIzkCfOMYtd57mO2CtZmgV4hneWba0ELEZrrk+ZC1J6clgp0tJrcf4+ANRlmdnYlw6BXURtxHnBMt+qWrVpyPIFQXZH/M8pHO9iFRrLYDmIgMS6HlIZbK2Evjj881A8jFC/F43q/splCOHkBk8m7x9NHLHp51Kq4qn1EuKiPz8+ukky3E4dsyd9k4QDlWe85vTETC+Vm0xJwPpTeE+6quWSQLULNdExMeWsbDQG95KhKBljP86ijhl7jvJkcNxK/RbcJA4gr3zbVIafqobno1Gpr7qu0JNXxaxPWHmjvlCDJVBkTrE0hoLhLhMbX0jBF8wr/ARt5nt5tvpWoazMFmwv/wO0ETSIF4N4iSI8H6foQbXXHChek94vFbG6VQRQYfTRTyHXpjqpf3QNL41sU5DuixiGKF5DAwM7TDY9j3EmBnM2R+YF6VqjjyhQPTL7qkrOXL8hqJAPQFbU73WYchTeqYTa/DVmHBQqWO9pneLU5i/xgceHiN8i3PnlmEuUmPuh8/v7Etf+ExoR7YkzdrGf/7igDRdPcikvgEx/8ItyHzpUSUvtTbBtnjfyQR/7GAqYZi
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?3PTqGsYF4aEhch3MkWzZ4A1qnUiznALv7Lwa8VJlOeWO3muEXX4Mew/wZOqD?=
 =?us-ascii?Q?z2XIWvooOhTOuqEeCr3VGPtsVeH0A7Lgg46xvo+oy1ALLS1/2VFxbqukPEOH?=
 =?us-ascii?Q?426yV1voLmWoPF57mIM+MNQNaL11b7x36eEAujNNAaM5zg2lySUzAxsHHKA0?=
 =?us-ascii?Q?ZCAgfmy6RnbkJtrl6bi52cJOo2UB4sGBlOz4nzbnuzExR0/YhKV3B//m3gJ8?=
 =?us-ascii?Q?4lZ/lnxTR40RyxWCgi2TGS/nYtqjvDkJB59g6UpOOukqC139fARmnwFd9eDd?=
 =?us-ascii?Q?mY8ct5GjHcI6QXdcx0EDkEBqYNfTAgueIVOnox5s42V58cNv7xeMCFnPyeHu?=
 =?us-ascii?Q?76wXLM+jIVgwQC66nBHLsFrCTGaOmREHC9GaIrWMLb4VBs2PxtaiRskjQMFn?=
 =?us-ascii?Q?vP1rkUPeLej/44CnfPPadOd+xZc6jNJqZGX0p0kNlyO9DLiCAh5S/uNbclRm?=
 =?us-ascii?Q?Zy9zsuucntj4izX8+qx0TkgKvvrvRdPshPE3vvgVInDbJ3V1BiH1p9JC8qtB?=
 =?us-ascii?Q?my8x6FdN19qhOZosx1mfMydZpbnmmNt2Nh6zeS6kj3U9SRbt5LNwwX2Xyc6B?=
 =?us-ascii?Q?FQrWWfr8xi4yX36JT6ik2HpgyzQVAykzdrJMCNUIkPYtsYE32SdOw6eZZfNz?=
 =?us-ascii?Q?LYafjh1SXouy3vhOsMYMPe0hOEWgOWMJ2d5+RtnEsGn8PS1hvdf48WtlS1V1?=
 =?us-ascii?Q?heSw+BiWzz+LNPNLljeiV+53sGZg0a8DFL4/3iDOCFyVdSI/JjaM1H1q0rvT?=
 =?us-ascii?Q?3K5n9qjVV3laBFYp8QMcyA8KJirUeaIFAqo5D++/PFyqMJELH+DQaPQhbmN4?=
 =?us-ascii?Q?5CB/KrejTLrOhNqA1wvcjqV+zVTAlgumYo5QgvhUXD7ggQDSW/xDM7LQiJqq?=
 =?us-ascii?Q?Y98ElMPnkt0Nz+LwcTi+t+cJduwQAkHfUw7oCesBifzvzQ2PAG2t4piNCoRr?=
 =?us-ascii?Q?LmhM3EfRS+GVH3r/C4GYdo7Ga4yzO0GOY4aMV54WmktTcwduR3s2Z08txmJn?=
 =?us-ascii?Q?vzJIbL0cTf2K9VdR7ic8+X8aYY2LuyxMM4eYJFIIydQFR7Dq2SSHvIc0hd7F?=
 =?us-ascii?Q?YXQ8Hc6u2Z+tD62eQ0E/GWHCNPMQ3YAL7kR2fBSr/Tp4YNdxyugUVw2jtRiS?=
 =?us-ascii?Q?q8pOcHCX7+NJEa3urT0Tx4IJHjxy9seDsZx6HcqUbktFC40vcBJspMNy5Cez?=
 =?us-ascii?Q?evTCx9T30Ap40Cb9hTGeh5g50HRLaoxTvCqbhNjWpjrsRoaLhpWSbPbe+Br2?=
 =?us-ascii?Q?/Tn0fwXCLrrXv0KPddOF?=
X-OriginatorOrg: outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4815c572-31e0-400c-f7ee-08dc48f17f2e
X-MS-Exchange-CrossTenant-AuthSource: TY3P286MB2754.JPNP286.PROD.OUTLOOK.COM
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Mar 2024 15:22:04.3074
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 84df9e7f-e9f6-40af-b435-aaaaaaaaaaaa
X-MS-Exchange-CrossTenant-RMS-PersistedConsumerOrg:
	00000000-0000-0000-0000-000000000000
X-MS-Exchange-Transport-CrossTenantHeadersStamped: TY3P286MB2562

The standard PCIe configuration read-write interface is used to
access the configuration space of the peripheral PCIe devices
of the mips processor after the PCIe link surprise down, it can
generate kernel panic caused by "Data bus error". So it is
necessary to add PCIe link status check for system protection.
When the PCIe link is down or in training, assigning a value
of 0 to the configuration address can prevent read-write behavior
to the configuration space of peripheral PCIe devices, thereby
preventing kernel panic.

Signed-off-by: Songyang Li <leesongyang@outlook.com>
---
 arch/mips/pci/pcie-octeon.c | 6 ++++++
 1 file changed, 6 insertions(+)
 mode change 100644 => 100755 arch/mips/pci/pcie-octeon.c

diff --git a/arch/mips/pci/pcie-octeon.c b/arch/mips/pci/pcie-octeon.c
old mode 100644
new mode 100755
index 2583e318e8c6..b080c7c6cc46
--- a/arch/mips/pci/pcie-octeon.c
+++ b/arch/mips/pci/pcie-octeon.c
@@ -230,12 +230,18 @@ static inline uint64_t __cvmx_pcie_build_config_addr(int pcie_port, int bus,
 {
 	union cvmx_pcie_address pcie_addr;
 	union cvmx_pciercx_cfg006 pciercx_cfg006;
+	union cvmx_pciercx_cfg032 pciercx_cfg032;
 
 	pciercx_cfg006.u32 =
 	    cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG006(pcie_port));
 	if ((bus <= pciercx_cfg006.s.pbnum) && (dev != 0))
 		return 0;
 
+	pciercx_cfg032.u32 =
+		cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG032(pcie_port));
+	if ((pciercx_cfg032.s.dlla == 0) || (pciercx_cfg032.s.lt == 1))
+		return 0;
+
 	pcie_addr.u64 = 0;
 	pcie_addr.config.upper = 2;
 	pcie_addr.config.io = 1;
-- 
2.34.1