Received: by 2002:ab2:620c:0:b0:1ef:ffd0:ce49 with SMTP id o12csp1411189lqt; Wed, 20 Mar 2024 03:15:35 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXCRsjkdJHAQn/VVqelybk6gnBFa2OFabfsw9mHY967gb3vttsH5xvq27wOg/peY4Unl0f2BKzHcmvmYNvJIYYMUy+wWw9jzfetOQRTNQ== X-Google-Smtp-Source: AGHT+IFpAVo3swLgLKkZlP1d8Nuu91eCabpPFSUIyTNw1jaE6l7GuQzwU6BQlCVD5PXCQKYueAzQ X-Received: by 2002:a17:902:e5cb:b0:1dd:8ed:997d with SMTP id u11-20020a170902e5cb00b001dd08ed997dmr8178750plf.3.1710929735095; Wed, 20 Mar 2024 03:15:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1710929735; cv=pass; d=google.com; s=arc-20160816; b=ZV07T+2YEIJT+OlVS6Q3cU5ORQSeF9DhvFkvaVDq+oNOwPq52BdldVlmtDOnBPA3IU EZ29EPsD3h9Aei2AyVlQ/8BPGlweORvIdv0IDVxCohJ6X5DE1iJOe2AN4fSrbs6Yz0kU hY1nSPEncMHmr6VkCHLnHYmxQRrOumA19je/R2NHmgZYZFVza5ffKWQfJKQ92N5LqN/n Vxkmi+lqNDDuKpywSgymqcH7rAdumlU/9LOv89VxV5FyF3jA5lgK+eyU3U+t280GlEKW T05daLeVqQ3c2cOf4Z77jilekzq0hy7DzJTn4BRlVCbx0Ag9EJMDEPuL+XDuXQ6nREti 2nBA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:ironport-sdr; bh=/Qcc4HAJGWvup0K9HoGoUlSxmb/SEwxEFr/lKxhuX74=; fh=1obZumeUFZqwt3aoZFEoKmktBzexdIjbo1gbthK6/ig=; b=kkXZKB/OdGyIJb8bSOOmmjlaOKoz58EvhE9w2uAHbENRa3OC+DqngXiZdY/pTVgILg YteTFJ3vw/Qb+NL/0o1YuLkcBz3J9YGpIVfSJQznqLmhBVfubboTpsDE4KXJGY8mJCAk 7LmS0Eg/aEYBuWZRsFctQN54MmE01ThlCPlUmb9Shp5jHDp2CG/6e0y55B7HHNCXthfY 2jyEqa5vMptrF4CK6fpETqxFiulPPQkGu9xOXHo/wzfX3MjhLt980MK0qZl0c1ygwbU7 BNKWDbWXX92cCR3QbFkpq1MwITXVHwJCOYjGzIHJWr8HnmkbGP5Js7ANacy9I9wUWHlu P5rg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=ltts.com dmarc=pass fromdomain=ltts.com); spf=pass (google.com: domain of linux-kernel+bounces-108742-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-108742-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=QUARANTINE sp=NONE dis=QUARANTINE) header.from=ltts.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id lm16-20020a170903299000b001dfcea892bfsi9051075plb.526.2024.03.20.03.15.34 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Mar 2024 03:15:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-108742-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=ltts.com dmarc=pass fromdomain=ltts.com); spf=pass (google.com: domain of linux-kernel+bounces-108742-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-108742-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=QUARANTINE sp=NONE dis=QUARANTINE) header.from=ltts.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id BF4C7284647 for ; Wed, 20 Mar 2024 10:15:34 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 9C01E3CF65; Wed, 20 Mar 2024 10:15:26 +0000 (UTC) Received: from esa2.ltts.com (unknown [14.140.155.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21BBE2A1B2; Wed, 20 Mar 2024 10:15:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=14.140.155.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710929726; cv=none; b=AzS8Sm7POeYHjPp2ZMJhWfWMOmGk25ziuYJP1izCnxLF++lCy2gf7544/Ew6N6OoXNVQH45xApJqF7FMcfqwxCgNms4oZJ3L1XWoKc6XIzWq22fW0hjAD4KmUxh544osMNb/9h4+vrNXKf8NhA4uIc2e8ZRqLa8SuxG+wamz/TQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710929726; c=relaxed/simple; bh=zfDLbqWgOH8d1+adp9RxEyhJRbc2lOUnCC4kwPqZ5qc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=LseY4B1DSI2HDsGmJvjolHjO3up1hhZe0RzxKRh6ISLGP/NPDKrimwnNCTIEIzVbzSkN7eqzNluqnV1b0rson5F93gvUOpKz0lBndnhoxdun03w6kEqyKKrWYRitXynXllfUQBfIVy1ry4XzBIA0p96Zz9h0Zbrv41jvou5Anpg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ltts.com; spf=pass smtp.mailfrom=ltts.com; arc=none smtp.client-ip=14.140.155.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ltts.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ltts.com IronPort-SDR: oQrzJEPhxgP8uSFlXa+okPvyeBYCfJjsBKwDc4F+mjozrIdneuUGtuGjWkX3CLcm3b42JOf9Tz bIziGp9kJiug== Received: from unknown (HELO localhost.localdomain) ([192.168.34.55]) by esa2.ltts.com with ESMTP; 20 Mar 2024 15:44:07 +0530 From: Bhargav Raviprakash To: jpanis@baylibre.com Cc: arnd@arndb.de, bhargav.r@ltts.com, broonie@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, eblanc@baylibre.com, gregkh@linuxfoundation.org, kristo@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, lgirdwood@gmail.com, linus.walleij@linaro.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, m.nirmaladevi@ltts.com, nm@ti.com, robh+dt@kernel.org, vigneshr@ti.com Subject: Re: [PATCH v3 01/11] mfd: tps6594: Add register definitions for TI TPS65224 PMIC Date: Wed, 20 Mar 2024 15:43:54 +0530 Message-Id: <20240320101354.463936-1-bhargav.r@ltts.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <44295772-4635-42c2-b7b5-cdc37505715e@baylibre.com> References: <44295772-4635-42c2-b7b5-cdc37505715e@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Hello, On Fri, 8 Mar 2024 12:24:40 +0100, Julien wrote: > On 3/8/24 11:34, Bhargav Raviprakash wrote: > > From: Nirmala Devi Mal Nadar > > > > Extend TPS6594 PMIC register and field definitions to support TPS65224 > > power management IC. > > > > TPS65224 is software compatible to TPS6594 and can re-use many of the > > same definitions, new definitions are added to support additional > > controls available on TPS65224. > > > > Signed-off-by: Nirmala Devi Mal Nadar > > Signed-off-by: Bhargav Raviprakash > > --- > > include/linux/mfd/tps6594.h | 354 ++++++++++++++++++++++++++++++++++-- > > 1 file changed, 342 insertions(+), 12 deletions(-) > > [...] > > > +/* IRQs */ > > +enum tps65224_irqs { > > + /* INT_BUCK register */ > > + TPS65224_IRQ_BUCK1_UVOV, > > + TPS65224_IRQ_BUCK2_UVOV, > > + TPS65224_IRQ_BUCK3_UVOV, > > + TPS65224_IRQ_BUCK4_UVOV, > > + /* INT_LDO_VMON register */ > > + TPS65224_IRQ_LDO1_UVOV, > > + TPS65224_IRQ_LDO2_UVOV, > > + TPS65224_IRQ_LDO3_UVOV, > > + TPS65224_IRQ_VCCA_UVOV, > > + TPS65224_IRQ_VMON1_UVOV, > > + TPS65224_IRQ_VMON2_UVOV, > > + /* INT_GPIO register */ > > + TPS65224_IRQ_GPIO1, > > + TPS65224_IRQ_GPIO2, > > + TPS65224_IRQ_GPIO3, > > + TPS65224_IRQ_GPIO4, > > + TPS65224_IRQ_GPIO5, > > + TPS65224_IRQ_GPIO6, > > + /* INT_STARTUP register */ > > + TPS65224_IRQ_VSENSE, > > + TPS65224_IRQ_ENABLE, > > + TPS65224_IRQ_PB_SHORT, > > + TPS65224_IRQ_FSD, > > + TPS65224_IRQ_SOFT_REBOOT, > > + /* INT_MISC register */ > > + TPS65224_IRQ_BIST_PASS, > > + TPS65224_IRQ_EXT_CLK, > > + TPS65224_IRQ_REG_UNLOCK, > > + TPS65224_IRQ_TWARN, > > + TPS65224_IRQ_PB_LONG, > > + TPS65224_IRQ_PB_FALL, > > + TPS65224_IRQ_PB_RISE, > > + TPS65224_IRQ_ADC_CONV_READY, > > + /* INT_MODERATE_ERR register */ > > + TPS65224_IRQ_TSD_ORD, > > + TPS65224_IRQ_BIST_FAIL, > > + TPS65224_IRQ_REG_CRC_ERR, > > + TPS65224_IRQ_RECOV_CNT, > > + /* INT_SEVERE_ERR register */ > > + TPS65224_IRQ_TSD_IMM, > > + TPS65224_IRQ_VCCA_OVP, > > + TPS65224_IRQ_PFSM_ERR, > > + TPS65224_IRQ_BG_XMON, > > + /* INT_FSM_ERR register */ > > + TPS65224_IRQ_IMM_SHUTDOWN, > > + TPS65224_IRQ_ORD_SHUTDOWN, > > + TPS65224_IRQ_MCU_PWR_ERR, > > + TPS65224_IRQ_SOC_PWR_ERR, > > + TPS65224_IRQ_COMM_ERR, > > + TPS65224_IRQ_I2C2_ERR, > > + /* INT_ESM register */ > > + TPS65224_IRQ_ESM_MCU_PIN, > > + TPS65224_IRQ_ESM_MCU_FAIL, > > + TPS65224_IRQ_ESM_MCU_RST, > > You should remove the 3 lines above for ESM_MCU, since there is none > linux driver for ESM_MCU. > > > +}; > > + > > +#define TPS65224_IRQ_NAME_BUCK1_UVOV "buck1_uvov" > > +#define TPS65224_IRQ_NAME_BUCK2_UVOV "buck2_uvov" > > +#define TPS65224_IRQ_NAME_BUCK3_UVOV "buck3_uvov" > > +#define TPS65224_IRQ_NAME_BUCK4_UVOV "buck4_uvov" > > +#define TPS65224_IRQ_NAME_LDO1_UVOV "ldo1_uvov" > > +#define TPS65224_IRQ_NAME_LDO2_UVOV "ldo2_uvov" > > +#define TPS65224_IRQ_NAME_LDO3_UVOV "ldo3_uvov" > > +#define TPS65224_IRQ_NAME_VCCA_UVOV "vcca_uvov" > > +#define TPS65224_IRQ_NAME_VMON1_UVOV "vmon1_uvov" > > +#define TPS65224_IRQ_NAME_VMON2_UVOV "vmon2_uvov" > > +#define TPS65224_IRQ_NAME_GPIO1 "gpio1" > > +#define TPS65224_IRQ_NAME_GPIO2 "gpio2" > > +#define TPS65224_IRQ_NAME_GPIO3 "gpio3" > > +#define TPS65224_IRQ_NAME_GPIO4 "gpio4" > > +#define TPS65224_IRQ_NAME_GPIO5 "gpio5" > > +#define TPS65224_IRQ_NAME_GPIO6 "gpio6" > > +#define TPS65224_IRQ_NAME_VSENSE "vsense" > > +#define TPS65224_IRQ_NAME_ENABLE "enable" > > +#define TPS65224_IRQ_NAME_PB_SHORT "pb_short" > > +#define TPS65224_IRQ_NAME_FSD "fsd" > > +#define TPS65224_IRQ_NAME_SOFT_REBOOT "soft_reboot" > > +#define TPS65224_IRQ_NAME_BIST_PASS "bist_pass" > > +#define TPS65224_IRQ_NAME_EXT_CLK "ext_clk" > > +#define TPS65224_IRQ_NAME_REG_UNLOCK "reg_unlock" > > +#define TPS65224_IRQ_NAME_TWARN "twarn" > > +#define TPS65224_IRQ_NAME_PB_LONG "pb_long" > > +#define TPS65224_IRQ_NAME_PB_FALL "pb_fall" > > +#define TPS65224_IRQ_NAME_PB_RISE "pb_rise" > > +#define TPS65224_IRQ_NAME_ADC_CONV_READY "adc_conv_ready" > > +#define TPS65224_IRQ_NAME_TSD_ORD "tsd_ord" > > +#define TPS65224_IRQ_NAME_BIST_FAIL "bist_fail" > > +#define TPS65224_IRQ_NAME_REG_CRC_ERR "reg_crc_err" > > +#define TPS65224_IRQ_NAME_RECOV_CNT "recov_cnt" > > +#define TPS65224_IRQ_NAME_TSD_IMM "tsd_imm" > > +#define TPS65224_IRQ_NAME_VCCA_OVP "vcca_ovp" > > +#define TPS65224_IRQ_NAME_PFSM_ERR "pfsm_err" > > +#define TPS65224_IRQ_NAME_BG_XMON "bg_xmon" > > +#define TPS65224_IRQ_NAME_IMM_SHUTDOWN "imm_shutdown" > > +#define TPS65224_IRQ_NAME_ORD_SHUTDOWN "ord_shutdown" > > +#define TPS65224_IRQ_NAME_MCU_PWR_ERR "mcu_pwr_err" > > +#define TPS65224_IRQ_NAME_SOC_PWR_ERR "soc_pwr_err" > > +#define TPS65224_IRQ_NAME_COMM_ERR "comm_err" > > +#define TPS65224_IRQ_NAME_I2C2_ERR "i2c2_err" > > +#define TPS65224_IRQ_NAME_ESM_MCU_PIN "esm_mcu_pin" > > +#define TPS65224_IRQ_NAME_ESM_MCU_FAIL "esm_mcu_fail" > > +#define TPS65224_IRQ_NAME_ESM_MCU_RST "esm_mcu_rst" > > You should remove the 3 lines above for ESM_MCU. > > Julien Thanks! will get it done in the next version. Regards, Bhargav