Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org B8B8360718
Date:   Tue, 14 Nov 2017 15:46:43 -0800
From:   "sboyd@codeaurora.org" <sboyd@codeaurora.org>
To:     Alexey Brodkin <Alexey.Brodkin@synopsys.com>
Cc:     "vladimir_zapolskiy@mentor.com" <vladimir_zapolskiy@mentor.com>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "Eugeniy.Paltsev@synopsys.com" <Eugeniy.Paltsev@synopsys.com>,
        "linux-snps-arc@lists.infradead.org" 
        <linux-snps-arc@lists.infradead.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>
Subject: Re: [PATCH RESEND] CLK: ARC: Set initial pll output frequency
 specified in device tree
Message-ID: <20171114234643.GD11955@codeaurora.org>
References: <20171114122020.9800-1-Eugeniy.Paltsev@synopsys.com>
 <1b07abf9-c94d-1759-4182-519b77c8bb37@mentor.com>
 <1510694373.15407.1.camel@synopsys.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <1510694373.15407.1.camel@synopsys.com>
User-Agent: Mutt/1.5.21 (2010-09-15)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On 11/14, Alexey Brodkin wrote:
> Hi Vladimir,
> 
> On Tue, 2017-11-14 at 19:01 +0200, Vladimir Zapolskiy wrote:
> > On 11/14/2017 02:20 PM, Eugeniy Paltsev wrote:
> > > 
> > > Add option to set initial output frequency of plls via
> > > "clock-frequency" property in pll's device tree node.
> > > This frequency will be set while pll driver probed.
> > > 
> > > The usage example is setting CPU clock frequency on boot
> > > See discussion:
> > > https://urldefense.proofpoint.com/v2/url?u=https-3A__www.mail-2Darchive.com_linux-2Dsnps-2Darc-40lists.infradead.org_msg02689.html&d=DwICAg&c=DPL6
> > > _X_6JkXFx7AXWqB0tg&r=lqdeeSSEes0GFDDl656eViXO7breS55ytWkhpk5R81I&m=vTFoSv1E8NyQC8nqe6pwvuTDxGvEefhAdGwAoABOrY4&s=sbmMnczdKP317bN973cZn2WcYF29kVMLW
> > > chYfhSGT2M&e=
> > > 
> > > Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
> > > ---
> > > �.../bindings/clock/snps,hsdk-pll-clock.txt���������|��5 ++++
> > > �.../devicetree/bindings/clock/snps,pll-clock.txt���|��5 ++++
> > > �drivers/clk/axs10x/pll_clock.c���������������������| 34 ++++++++++++++++++++--
> > > �drivers/clk/clk-hsdk-pll.c�������������������������| 34 ++++++++++++++++++++--
> > > �4 files changed, 74 insertions(+), 4 deletions(-)
> > > 
> > > diff --git a/Documentation/devicetree/bindings/clock/snps,hsdk-pll-clock.txt b/Documentation/devicetree/bindings/clock/snps,hsdk-pll-clock.txt
> > > index c56c755..5703059 100644
> > > --- a/Documentation/devicetree/bindings/clock/snps,hsdk-pll-clock.txt
> > > +++ b/Documentation/devicetree/bindings/clock/snps,hsdk-pll-clock.txt
> > > @@ -13,6 +13,10 @@ Required properties:
> > > �- clocks: shall be the input parent clock phandle for the PLL.
> > > �- #clock-cells: from common clock binding; Should always be set to 0.
> > > �
> > > +Optional properties:
> > > +- clock-frequency: output frequency generated by pll in Hz which will be set
> > > +while probing. Should be a single cell.
> > > +
> > > �Example:
> > > �	input_clk: input-clk {
> > > �		clock-frequency = <33333333>;
> > > @@ -25,4 +29,5 @@ Example:
> > > �		reg = <0x00 0x10>;
> > > �		#clock-cells = <0>;
> > > �		clocks = <&input_clk>;
> > > +		clock-frequency = <1000000000>;
> > > �	};
> > > diff --git a/Documentation/devicetree/bindings/clock/snps,pll-clock.txt b/Documentation/devicetree/bindings/clock/snps,pll-clock.txt
> > > index 11fe487..5908f99 100644
> > > --- a/Documentation/devicetree/bindings/clock/snps,pll-clock.txt
> > > +++ b/Documentation/devicetree/bindings/clock/snps,pll-clock.txt
> > > @@ -13,6 +13,10 @@ registers and second for corresponding LOCK CGU register.
> > > �- clocks: shall be the input parent clock phandle for the PLL.
> > > �- #clock-cells: from common clock binding; Should always be set to 0.
> > > �
> > > +Optional properties:
> > > +- clock-frequency: output frequency generated by pll in Hz which will be set
> > > +while probing. Should be a single cell.
> > > +
> > > �Example:
> > > �	input-clk: input-clk {
> > > �		clock-frequency = <33333333>;
> > > @@ -25,4 +29,5 @@ Example:
> > > �		reg = <0x80 0x10>, <0x100 0x10>;
> > > �		#clock-cells = <0>;
> > > �		clocks = <&input-clk>;
> > > +		clock-frequency = <100000000>;
> > > �	};
> > 
> > You may check Documentation/devicetree/bindings/clock/clock-bindings.txt
> > about how to assign initial clock rates, in general 'clock-frequency'
> > property is a property of clock consumers with two exceptions of simple
> > clock sources, namely it is used in fixed clock and PWM clock bindings.
> 
> I think that's what we agreed on with Rob Herring back in the day.
> Have you checked this post of him on the topic?
> http://lists.infradead.org/pipermail/linux-snps-arc/2017-September/002909.html
> 
> Just FYI it all started from my question here:
> http://lists.infradead.org/pipermail/linux-snps-arc/2017-September/002900.html

Why can't we use assigned-clock-rates? That would basically call
clk_set_rate() on the clk once it's added.

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

From 1584080126043115032@xxx Tue Nov 14 21:55:31 +0000 2017
X-GM-THRID: 1584045110238206904
X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread