Received: by 10.223.164.202 with SMTP id h10csp126991wrb; Wed, 29 Nov 2017 18:28:49 -0800 (PST) X-Google-Smtp-Source: AGs4zMa4Yse6VGHFigaF9ejJsi7sYQ78mE1V9/aZmW/dLniU8cc/1ZgdknTNQfcyTQO+Jv2GYtJJ X-Received: by 10.159.218.75 with SMTP id x11mr1001305plv.141.1512008929887; Wed, 29 Nov 2017 18:28:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1512008929; cv=none; d=google.com; s=arc-20160816; b=zf7klaK5luSm8+2oQBU66VLFA19+mCNIJjUbgwXRh4uwevRXXpqPmMC+sYiSRMW9ku HnlgGqReBjE5vlbb3JiqRWo5aWebzYWgk+q97338TkqVl2uphIOx4uDX/18d1czm9RDT UuU5VfUc2s7Tw2KDrQQkAepy8BuvjGK24epxXqHy/HySJtP82aY2ZTxQJttlxQ0lg83q +AD43rsI2RlsfN0Eo6uo3CtOdDyRLTY6PONBMGZNZV/C3yd5TgzaphE7wfu+M0i/InJ7 sHD8L03aJTNTIrIVuIyiDg8vQlNiJmZG8TYl9ez+QEM5gaSdlWmc2jpHlD89HGLJr2sY muQw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=5u+p+VPOQJt0GiLfRLELNF9qwGr+BdrafEoq98URBSU=; b=uNZLPGbb4XXWG2naXDxhoRbAz36PQj4vsTGtupAZr5dHqemyawLfcc180NTfT08oPp joOMGwZ+aTSjwL2AiE1JV0t0wfTKksdqkOoX9JttPbqTc9aQ86UjiRCyXucamy/k5SgQ wlH9HIOSzY2lZp5OUvlww+pZJPKqqTOPNJRglF5aiEiJADhQZmX1Y45QR6a1JNlvTyrE cEybC4IJyjXyR7hM6FNDFrqxmwUItgkk8o1abSUZ2jMakfrENq3rdxz64pKpRoEhqiZ9 DrdgcPwuhYmvfgRcwvWlP7aKlybdyZAWDmverFubfA5ObSQ/fifOim2/YPBECb/iMmIC dmBQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b12si2311826plk.435.2017.11.29.18.28.36; Wed, 29 Nov 2017 18:28:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752974AbdK3C2M (ORCPT + 99 others); Wed, 29 Nov 2017 21:28:12 -0500 Received: from regular1.263xmail.com ([211.150.99.134]:52310 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752311AbdK3C2L (ORCPT ); Wed, 29 Nov 2017 21:28:11 -0500 Received: from zyw?rock-chips.com (unknown [192.168.167.174]) by regular1.263xmail.com (Postfix) with ESMTP id 7D5519158; Thu, 30 Nov 2017 10:27:58 +0800 (CST) X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 Received: from [172.16.21.136] (localhost [127.0.0.1]) by smtp.263.net (Postfix) with ESMTPA id CD37E3C2; Thu, 30 Nov 2017 10:27:49 +0800 (CST) X-RL-SENDER: zyw@rock-chips.com X-FST-TO: enric.balletbo@collabora.com X-SENDER-IP: 58.22.7.114 X-LOGIN-NAME: zyw@rock-chips.com X-UNIQUE-TAG: <397a6dc79b05dfa9921d9bdbab93288e> X-ATTACHMENT-NUM: 0 X-SENDER: zyw@rock-chips.com X-DNS-TYPE: 0 Received: from [172.16.21.136] (unknown [58.22.7.114]) by smtp.263.net (Postfix) whith ESMTP id 18578RMNSKC; Thu, 30 Nov 2017 10:27:56 +0800 (CST) Subject: Re: [PATCH 0/4] Move DP phy switch to PHY driver To: Doug Anderson Cc: dri-devel@lists.freedesktop.org, Kishon Vijay Abraham I , Rob Herring , "open list:ARM/Rockchip SoC..." , LKML , Guenter Roeck , Sean Paul , William wu , Rob Herring , David Airlie , Shawn Lin , Catalin Marinas , Elaine Zhang , David Wu , Heiko Stuebner , Kever Yang , Brian Norris , Tomasz Figa , Will Deacon , devicetree@vger.kernel.org, Linux ARM , Jianqun Xu , Caesar Wang , Mark Rutland , Enric Balletbo i Serra References: <1486712654-15431-1-git-send-email-zyw@rock-chips.com> From: Chris Zhong Message-ID: Date: Thu, 30 Nov 2017 10:27:49 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Doug Thank you for mentioning this patch. I think the focus of the discussion is: can we put the grf control bit to dts. The RK3399 has 2 Type-C phy, but only one DP controller, this "uphy_dp_sel" can help to switch these 2 phy. So I think this bit can be considered as a part of Type-C phy, these 2 phy have different bits, just similar to other bits (such as "pipe-status"). Put them to DTS file might be a accepted practice. On 2017年11月29日 07:32, Doug Anderson wrote: > Hi, > > On Thu, Feb 9, 2017 at 11:44 PM, Chris Zhong wrote: >> There are 2 Type-c PHYs in RK3399, but only one DP controller. Hence >> only one PHY can connect to DP controller at one time, the other should >> be disconnected. The GRF_SOC_CON26 register has a switch bit to do it, >> set this bit means enable PHY 1, clear this bit means enable PHY 0. >> >> If the board has 2 Type-C ports, the DP driver get the phy id from >> devm_of_phy_get_by_index, and then control this switch according to >> this id. But some others board only has one Type-C port, it may be PHY 0 >> or PHY 1. The dts node id can not tell us the correct PHY id. Hence move >> this switch to PHY driver, the PHY driver can distinguish between PHY 0 >> and PHY 1, and then write the correct register bit. >> >> >> >> Chris Zhong (4): >> Documentation: bindings: add uphy-dp-sel for Rockchip USB Type-C PHY >> arm64: dts: rockchip: add rockchip,uphy-dp-sel for Type-C phy >> phy: rockchip-typec: support DP phy switch >> drm/rockchip: cdn-dp: remove the DP phy switch >> >> Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt | 5 +++++ >> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 2 ++ >> drivers/gpu/drm/rockchip/cdn-dp-core.c | 7 ------- >> drivers/phy/phy-rockchip-typec.c | 9 +++++++++ >> 4 files changed, 16 insertions(+), 7 deletions(-) > What ever happened to this series? It seemed like it just dropped on > the floor... > > There was a bit of contention on patch #3 > about the fact that we > were specifying addresses in the device tree vs. hardcoding them in > the driver. Any way we can just make a decision and go with it? > > > -Doug > > > -- Chris Zhong From 1585354663471655077@xxx Tue Nov 28 23:33:44 +0000 2017 X-GM-THRID: 1585354663471655077 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread