Received: by 10.223.164.221 with SMTP id h29csp4849040wrb; Fri, 20 Oct 2017 01:55:26 -0700 (PDT) X-Google-Smtp-Source: ABhQp+TmYd1BZYj2co/aEVNRh8SPxaEnr8VjiB8MwZQxdvPNnPzCAAEffn0Jljj80q7xROPyL/vT X-Received: by 10.98.36.135 with SMTP id k7mr4222285pfk.63.1508489726305; Fri, 20 Oct 2017 01:55:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508489726; cv=none; d=google.com; s=arc-20160816; b=BZAOiKbj5Ny5WtA4WpNUDEf/16ObnGizCG/DT8SUZXiBdwZv/ynrOuYrC+O1Ze2O59 H4ZGpk0Zv1WlJiVqa9OWRettSBbxoqEjtbdz3sal4QJFlzGFzV2ESUDLnXQbJEAgaDYJ 27NPEps3WV3+Vr9fhrgNCmceIAYbvbAzFxYV3bz8UF6CQjSOeKib71rkzry0+uiJGUhe 5CL8FQdB1le7/IEzflwDiZ3FrgqlUZJgfTPBGphqX6alnQLbAhJfs7TYtYMmBwxfN0Fk 3Ih0xvLd++F4jJkyHc9kVfn1vJLxMgLzqjF1+Edh/RBmzKZFypN6ovkP3F+dq95g0Lw4 kHnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=ppvezg0zh1IJDFaei8ayNan0GDJjwMq6tK0PU2M2M7U=; b=iAzcaMoZWxY0ARgQ8Bjlb+XSftjTZSUWBmZKwdmyh9HrOc3z6iHS893RmlujQEYDX5 M8tuq81tJ2beU7N9UtBGUFJ4+mE37r2gbQmg5hn/HCF2bayv69XZWwR0atZF8WNoML4y a0sYggCBw1qDPqLe2KltEG7J7br+QkUxuT4cwptuqtjYUpXYh5Oy317LqIJxpjxoR+W9 AlqGK/oe6GIsmxoSmd9LDYOS+u1IKuNzQHoNxlABOnwmYZcmX+1OgCZVCi4eS6jSRIJi bYMXS6KsQMfZdsW8IWjwHu34dyzuc5pDI1xTebqTP9aPICFc81/CEaMZ40EkIp+UX09Z 6l5A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p125si449838pga.83.2017.10.20.01.55.12; Fri, 20 Oct 2017 01:55:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752895AbdJTIxd (ORCPT + 99 others); Fri, 20 Oct 2017 04:53:33 -0400 Received: from szxga05-in.huawei.com ([45.249.212.191]:9006 "EHLO szxga05-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752364AbdJTIxX (ORCPT ); Fri, 20 Oct 2017 04:53:23 -0400 Received: from 172.30.72.58 (EHLO DGGEMS410-HUB.china.huawei.com) ([172.30.72.58]) by dggrg05-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id DJO33019; Fri, 20 Oct 2017 16:53:14 +0800 (CST) Received: from vm107-89-192.huawei.com (100.107.89.192) by DGGEMS410-HUB.china.huawei.com (10.3.19.210) with Microsoft SMTP Server id 14.3.301.0; Fri, 20 Oct 2017 16:53:02 +0800 From: Li Wei To: , , , , , , , , , , , , , , , , , , , , CC: , , , , Subject: [PATCH v5 2/5] dt-bindings: scsi: ufs: add document for hisi-ufs Date: Fri, 20 Oct 2017 16:52:56 +0800 Message-ID: <20171020085259.8093-3-liwei213@huawei.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20171020085259.8093-1-liwei213@huawei.com> References: <20171020085259.8093-1-liwei213@huawei.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [100.107.89.192] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020204.59E9B97A.008F,ss=1,re=0.000,recu=0.000,reip=0.000,cl=1,cld=1,fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 93f504dc04cadac4f3ed163223bc760b Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org add ufs node document for Hisilicon. Signed-off-by: Li Wei --- Documentation/devicetree/bindings/ufs/ufs-hisi.txt | 46 ++++++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 Documentation/devicetree/bindings/ufs/ufs-hisi.txt diff --git a/Documentation/devicetree/bindings/ufs/ufs-hisi.txt b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt new file mode 100644 index 000000000000..17da633c9ed5 --- /dev/null +++ b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt @@ -0,0 +1,46 @@ +* Hisilicon Universal Flash Storage (UFS) Host Controller + +UFS nodes are defined to describe on-chip UFS hardware macro. +Each UFS Host Controller should have its own node. + +Required properties: +- compatible : compatible list, contains one of the following - + "hisilicon,hi3660-ufs" for hisi ufs host controller + present on Hi3660 chipset. +- reg : should contain UFS register address space & UFS SYS CTRL register address, +- interrupt-parent : interrupt device +- interrupts : interrupt number +- clocks : List of phandle and clock specifier pairs +- clock-names : List of clock input name strings sorted in the same + order as the clocks property. "clk_ref", "clk_phy" is optional +- resets : reset node register, one reset the clk and the other reset the controller +- reset-names : describe reset node register + +Optional properties for board device: +- reset-gpios : specifies to reset devices + +Example: + + ufs: ufs@ff3b0000 { + compatible = "hisilicon,hi3660-ufs", "jedec,ufs-1.1"; + /* 0: HCI standard */ + /* 1: UFS SYS CTRL */ + reg = <0x0 0xff3b0000 0x0 0x1000>, + <0x0 0xff3b1000 0x0 0x1000>; + interrupt-parent = <&gic>; + interrupts = ; + clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>, + <&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>; + clock-names = "clk_ref", "clk_phy"; + freq-table-hz = <0 0>, <0 0>; + /* offset: 0x84; bit: 12 */ + /* offset: 0x84; bit: 7 */ + resets = <&crg_rst 0x84 12>, + <&crg_rst 0x84 7>; + reset-names = "rst", "assert"; + }; + + &ufs { + reset-gpios = <&gpio18 1 0>; + }; + -- 2.11.0 From 1585536248792115260@xxx Thu Nov 30 23:39:58 +0000 2017 X-GM-THRID: 1585536248792115260 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread