Received: by 10.223.164.202 with SMTP id h10csp2337641wrb; Mon, 27 Nov 2017 15:45:56 -0800 (PST) X-Google-Smtp-Source: AGs4zMbZfY2YhLxx2dtA7G5GUxFFUdHZ1l1rdgxDeWGvD9MWnfx7EWzDwXtzGN+awD0oMGI77Upg X-Received: by 10.98.73.79 with SMTP id w76mr38416430pfa.148.1511826356029; Mon, 27 Nov 2017 15:45:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1511826355; cv=none; d=google.com; s=arc-20160816; b=i1+5ffiJg4rFmc+X3iwe1kuj6GRsc632ylm48xjkkG9rReQOliEdX/g9hmTrrGkXKZ kOMMRHST7blP4H44hU7ZMypFeGPM4umJzIYHwvkc/VgSyzB/C8X7ESLz3Mzy2kSHj3ib WrA1XKwkeTO30BuPD0N0rp4BiECcDimTngnMN0tbAx7RWDI6RliBKkgTmEmM9NGzVoC3 O2xpS2X+mj5lWVzby4Q1CmUQ7KWZBcCeKCUWvPGOvHsAiUCVwGsqDufyyqRCWZD0pBZ+ JRKHw1wRI7VwhWDW7LqTyxJjWpn8jLrbZgMjhDoTY5SJX3/MA/AWGH3qZM1WHsH+vLvQ PnxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=YryTwMmM2zyPMPX5qcCszdvhAd3EYv4qmH1bzUUqyAk=; b=p1xG1hh0MsEOIORCyFP6jHDSOBRIdJp4DLuZEIiaaEPWJ+xustOF0MLR9re1wKlozK e5xlFmal9me3Wrgz2TA7Shn//KuidWT2UDkkSnwnrAk4brKdwP0ObtZdHlXv0u+NYUZ/ 4AZJ+ROtTU8QOxVW3o9qizypZAbpJmWCROyWAFNJEclfF+xTF8iB0JR/XDfITkWTmLMH OTHy5DlNKrv6IjkoK1wRbeHucGQo9evvnSd6o/hqMOSterIAMV/8llt+8sUPqqjZyNzT x4C7mr0gbT6Uz2ZObOlz6P0hvh6H7YrEPtIYZMD0MRH4cqc1ppZ4988titVohAn0njln JXvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=X4hIzeb6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s16si776264plk.4.2017.11.27.15.45.44; Mon, 27 Nov 2017 15:45:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=X4hIzeb6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753496AbdK0Xnc (ORCPT + 78 others); Mon, 27 Nov 2017 18:43:32 -0500 Received: from mail-io0-f174.google.com ([209.85.223.174]:44963 "EHLO mail-io0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752915AbdK0Xn2 (ORCPT ); Mon, 27 Nov 2017 18:43:28 -0500 Received: by mail-io0-f174.google.com with SMTP id w127so38261765iow.11; Mon, 27 Nov 2017 15:43:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=YryTwMmM2zyPMPX5qcCszdvhAd3EYv4qmH1bzUUqyAk=; b=X4hIzeb6de0gMva8CaAJSFGvK9ys0RcB3lup5NkrDLMiFkUm/Y4qRpF/YIqPpxj4s3 qpb0uqO2z1r0ec+5Q7YprHyLZBp4pHBvPMpDFvd3tQO8LzbO06M2O0Muh445DXBgNq+Z 36/1TYK3hn7xuOKeRUc7j0tuTYhkm1DSR/8PqgCbsfDbLnU4+JO/0bK2fr5Ei6TRQ+cg 1RBEpQRJAtDuwNld5WualPPEuH6fkqM5tP6Cxsu6c+6ikW+JfSELFvWHUjPVfvPDQ69q YOmn9XKhYvW2s+jluS6duBbX/OJ1GCjgiiX50Zer7gaeHiU50nIYn88sui10Jqyhyuhu qUpw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=YryTwMmM2zyPMPX5qcCszdvhAd3EYv4qmH1bzUUqyAk=; b=Y2AFijF5lZeo2TKzdYDuv6PTezMOAFh963ajVrYB9sA4W8QwOlR/B1zbbO5235uRI/ tjmvg/POxGrbfZ5sgr4BpxbDzx8edoEWsgZVgju1fpV3k9T15Alzpjt5v/E1WwHjsz5q jQ8DFVj7H9fqSFGhuZhzt0D4A1PSps4TEjbs73KzSDIpnlQw1lh40H8/XQ73gNBrNIQb 3ScNjcqJYqO1t/0G1OzfqeiVBsYQ/6vVHMKf+EH6u4X2glFU3RsnDafFPA7+IEzwbKPw evFVm/AKVNsnczp+4sechfuQF9Qav+PhCqy6nuPJdVSH249/CZuhHYaZLfc/Xew/sQlb rhJQ== X-Gm-Message-State: AJaThX5so67c9hFJFEh1QLBM+QWbc9dI8iFIScPVk10+CKwYm8rlIfyS HX3h/2jUOecExEY9Qgv3jkfFEZjsv3xSA+R2IKY= X-Received: by 10.107.132.150 with SMTP id o22mr49230231ioi.106.1511826207218; Mon, 27 Nov 2017 15:43:27 -0800 (PST) MIME-Version: 1.0 Received: by 10.2.160.135 with HTTP; Mon, 27 Nov 2017 15:43:26 -0800 (PST) In-Reply-To: <20171127222238.GF18379@codeaurora.org> References: <1499333825-7658-1-git-send-email-vivek.gautam@codeaurora.org> <1499333825-7658-4-git-send-email-vivek.gautam@codeaurora.org> <20170712225459.GZ22780@codeaurora.org> <5ee0bacd-e557-a6c4-a897-844fb12ea6ae@codeaurora.org> <4dbc938c-ac88-9bd4-cf00-458008ae24c1@codeaurora.org> <20171127222238.GF18379@codeaurora.org> From: Rob Clark Date: Mon, 27 Nov 2017 18:43:26 -0500 Message-ID: Subject: Re: [PATCH V4 3/6] iommu/arm-smmu: Invoke pm_runtime during probe, add/remove device To: Stephen Boyd Cc: Vivek Gautam , Robin Murphy , Will Deacon , "Rafael J. Wysocki" , Sricharan R , Joerg Roedel , Rob Herring , Mark Rutland , Marek Szyprowski , "iommu@lists.linux-foundation.org" , "devicetree@vger.kernel.org" , Linux Kernel Mailing List , linux-clk , linux-arm-msm , Stanimir Varbanov , Archit Taneja , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Nov 27, 2017 at 5:22 PM, Stephen Boyd wrote: > On 11/15, Vivek Gautam wrote: >> Hi, >> >> >> On Mon, Aug 7, 2017 at 5:59 PM, Rob Clark wrote: >> > On Mon, Aug 7, 2017 at 4:27 AM, Vivek Gautam >> > wrote: >> >> On Thu, Jul 13, 2017 at 5:20 PM, Rob Clark wrote: >> >>> On Thu, Jul 13, 2017 at 1:35 AM, Sricharan R wrote: >> >>>> Hi Vivek, >> >>>> >> >>>> On 7/13/2017 10:43 AM, Vivek Gautam wrote: >> >>>>> Hi Stephen, >> >>>>> >> >>>>> >> >>>>> On 07/13/2017 04:24 AM, Stephen Boyd wrote: >> >>>>>> On 07/06, Vivek Gautam wrote: >> >>>>>>> @@ -1231,12 +1237,18 @@ static int arm_smmu_map(struct iommu_domain *domain, unsigned long iova, >> >>>>>>> static size_t arm_smmu_unmap(struct iommu_domain *domain, unsigned long iova, >> >>>>>>> size_t size) >> >>>>>>> { >> >>>>>>> - struct io_pgtable_ops *ops = to_smmu_domain(domain)->pgtbl_ops; >> >>>>>>> + struct arm_smmu_domain *smmu_domain = to_smmu_domain(domain); >> >>>>>>> + struct io_pgtable_ops *ops = smmu_domain->pgtbl_ops; >> >>>>>>> + size_t ret; >> >>>>>>> if (!ops) >> >>>>>>> return 0; >> >>>>>>> - return ops->unmap(ops, iova, size); >> >>>>>>> + pm_runtime_get_sync(smmu_domain->smmu->dev); >> >>>>>> Can these map/unmap ops be called from an atomic context? I seem >> >>>>>> to recall that being a problem before. >> >>>>> >> >>>>> That's something which was dropped in the following patch merged in master: >> >>>>> 523d7423e21b iommu/arm-smmu: Remove io-pgtable spinlock >> >>>>> >> >>>>> Looks like we don't need locks here anymore? >> >>>> >> >>>> Apart from the locking, wonder why a explicit pm_runtime is needed >> >>>> from unmap. Somehow looks like some path in the master using that >> >>>> should have enabled the pm ? >> >>>> >> >>> >> >>> Yes, there are a bunch of scenarios where unmap can happen with >> >>> disabled master (but not in atomic context). >> >> >> >> I would like to understand whether there is a situation where an unmap is >> >> called in atomic context without an enabled master? >> >> >> >> Let's say we have the case where all the unmap calls in atomic context happen >> >> only from the master's context (in which case the device link should >> >> take care of >> >> the pm state of smmu), and the only unmap that happen in non-atomic context >> >> is the one with master disabled. In such a case doesn it make sense to >> >> distinguish >> >> the atomic/non-atomic context and add pm_runtime_get_sync()/put_sync() only >> >> for the non-atomic context since that would be the one with master disabled. >> >> >> > >> > At least drm/msm needs to hold obj->lock (a mutex) in unmap, so it >> > won't unmap anything in atomic ctx (but it can unmap w/ master >> > disabled). I can't really comment about other non-gpu drivers. It >> > seems like a reasonable constraint that either master is enabled or >> > not in atomic ctx. >> > >> > Currently we actually wrap unmap w/ pm_runtime_get/put_sync(), but I'd >> > like to drop that to avoid powering up the gpu. >> >> Since the deferring the TLB maintenance doesn't look like the best approach [1], >> how about if we try to power-up only the smmu from different client >> devices such as, >> GPU in the unmap path. Then we won't need to add pm_runtime_get/put() calls in >> arm_smmu_unmap(). >> >> The client device can use something like - pm_runtime_get_supplier() since >> we already have the device link in place with this patch series. This should >> power-on the supplier (which is smmu) without turning on the consumer >> (such as GPU). >> >> pm_runtime_get_supplier() however is not exported at this moment. >> Will it be useful to export this API and use it in the drivers. >> > > I'm not sure pm_runtime_get_supplier() is correct either. That > feels like we're relying on the GPU driver knowing the internal > details of how the device links are configured. > what does pm_runtime_get_supplier() do if IOMMU driver hasn't setup device-link? If it is a no-op, then I guess the GPU driver calling pm_runtime_get_supplier() seems reasonable, and less annoying than having special cases in pm_resume path.. I don't feel too bad about having "just in case" get/put_supplier() calls in the unmap path. Also, presumably we still want to avoid powering up GPU even if we short circuit the firmware loading and rest of "booting up the GPU".. since presumably the GPU draws somewhat more power than the IOMMU.. having the pm_resume/suspend path know about the diff between waking up / suspending the iommu and itself doesn't really feel less-bad than just doing "just in case" get/put_supplier() calls. BR, -R > Is there some way to have the GPU driver know in its runtime PM > resume hook that it doesn't need to be powered on because it > isn't actively drawing anything or processing commands? I'm > thinking of the code calling pm_runtime_get() as proposed around > the IOMMU unmap path in the GPU driver and then having the > runtime PM resume hook in the GPU driver return some special > value to indicate that it didn't really resume because it didn't > need to and to treat the device as runtime suspended but not > return an error. Then the runtime PM core can keep track of that > and try to power the GPU on again when another pm_runtime_get() > is called on the GPU device. > > This keeps the consumer API the same, always pm_runtime_get(), > but leaves the device driver logic of what to do when the GPU > doesn't need to power on to the runtime PM hook where the driver > has all the information. > > -- > Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, > a Linux Foundation Collaborative Project From 1585259659061089915@xxx Mon Nov 27 22:23:41 +0000 2017 X-GM-THRID: 1572165554236663762 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread