Received: by 10.223.164.202 with SMTP id h10csp1011553wrb; Thu, 23 Nov 2017 09:42:48 -0800 (PST) X-Google-Smtp-Source: AGs4zMb3I9DbZXwU2Of0/maAatMF30X3dIMVyvuPHrDqA+TnEKvyzYz+pyMO3hwRoiLv4XqqRSWB X-Received: by 10.159.214.139 with SMTP id n11mr24832717plp.289.1511458968490; Thu, 23 Nov 2017 09:42:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1511458968; cv=none; d=google.com; s=arc-20160816; b=I+LNbgBc2JLGNJO4TO8TkV2ouOOXolUji2kWQ+7U5lkrx6Y85uq3ZOpObXcDv2cDHe R7PfL27ekLxi9Gdz2WT9hbjwSxec0irnd1y32s93PhgnOkSRdT4rAhIYTRLJJ7TFPIPZ Vc2l4KpIPwsj53GaRLuvkdA9pRLGjLyWolzPozQH51eWXn4VENWbfY8iJt/LSz8wMLap J97ITNQ/JKHGIZ1LG2L4rBEc+4J1SM+2ql5B7vvTJkuJaWQYwl9U8PDoml9vUF/JDB4v hi7UQaiqj/+DPeLdc7nBHTlmDWyAlhOTrUOkERwlOqbagu7fivyDpZgg+1Ha8EyBf0lv stfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=SiJey3oshLdFHLXmHhL32exElzcpNmJifkNNQ/irBYU=; b=AQ/N5HmRO1jL/LK2rEjTXwdBUIc8TaIUEfW0ntcmIr/g4S+TKLzn/18y4G0lp3cvk0 LE1M6dB9pIKiWdO3zG7YeCajvv4wjv7c2Ok+VY7R8zpyGN+e2woixEq0iSwkzs3/Ij3O CzkZ0XlU7SzakCgYoKFcZzMbvLvcJBqaNWSopH850heOfrJWUJp6wL8IMBKrF+dwjzoM xgjPgKmm0dZ8P4RPMR4ePZDTcapAStGYrYCPyZg1ugYUPwS1RF0F1XmfKrRsy57kD2gq sMLffk1m5Ycd/hAYS7Bom6vCDJ74J2AAB6vKrjsBlpSILzuwDTh0MpwHNp0nomhmFaW8 JRvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VHkBXrYW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x5si16467870plo.24.2017.11.23.09.42.37; Thu, 23 Nov 2017 09:42:48 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VHkBXrYW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753205AbdKWRkx (ORCPT + 76 others); Thu, 23 Nov 2017 12:40:53 -0500 Received: from mail-pf0-f195.google.com ([209.85.192.195]:39905 "EHLO mail-pf0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753074AbdKWRkv (ORCPT ); Thu, 23 Nov 2017 12:40:51 -0500 Received: by mail-pf0-f195.google.com with SMTP id l24so13765174pfj.6; Thu, 23 Nov 2017 09:40:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=SiJey3oshLdFHLXmHhL32exElzcpNmJifkNNQ/irBYU=; b=VHkBXrYWP5m9q4LCUoFruu392VHrnj6zSabZcWacdzN4afhSyQuNJIzoPnwKyz9C91 1tuRXS/rPNtVqLJxSQw3xulCIqALUVFgmK6EsUxXoz103GA/1M21Wy9upAL1QmjkPOSR LqACrqLti/fNGbpgwaRAJyNNTQrux2OsW/AyO3MFt02euG/wHlLa7PSxvEMwTRbvJ8J5 84NGxLHo56uChpBv1UMtibbSMR+latQOhIi/q3xZUdeDqGp0KXn/WbaEWsiUrj+RICYK lMa876hqiqvPw4oFWqVykZQWaGjdMDH0wknak5uKya27mwVLdoRswUWiNdsl5uE35eH1 yXYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=SiJey3oshLdFHLXmHhL32exElzcpNmJifkNNQ/irBYU=; b=q5JbqtSqA3bVlbHtveDzyTDGImLJRLnwDFqBWv1zlzhx6aVxqN+E2IMVaQsnrz0BXR FUl2bIu9gSyO09GTzsUvdSAKdFek7j0Iz9jjAaNfxCmNRQUzzKhB8kzeQtOkcVzagD7s 5OHsST3+/Iv1hdXH1QNUczIhcwxkGXENe8DT/PJFk/HRTwUrMBpxHAEmy2iik8gHKo6d JGlfTZeD3ZXq5XDFvsJN308iy8pcAoERFQp2vX4Klt9rrTvRzvqsw1V+A8Gc6iA6OnXA 2YgD6vLjpCB9zSkXb93T3NHZHkK8x48yyfyeODleAc938hwCRC5ckGrW+UXBexrAzc42 vcRg== X-Gm-Message-State: AJaThX6UMp/2AqOzV6RmGwXaxhJ/vgyZ3q7OT7CDDGYXrEgAAn/5x3h9 rDVtnc+rM4N5IIBPoBuzSug= X-Received: by 10.99.36.195 with SMTP id k186mr10187227pgk.171.1511458850492; Thu, 23 Nov 2017 09:40:50 -0800 (PST) Received: from localhost.localdomain ([115.97.180.212]) by smtp.gmail.com with ESMTPSA id h69sm34021221pfk.166.2017.11.23.09.40.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 23 Nov 2017 09:40:49 -0800 (PST) From: Jagan Teki X-Google-Original-From: Jagan Teki To: Maxime Ripard Cc: Chen-Yu Tsai , Icenowy Zheng , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , Michael Trimarchi , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com, Jagan Teki Subject: [PATCH] arm64: allwinner: a64: Enable AXP803 for Orangepi Win Date: Thu, 23 Nov 2017 23:05:36 +0530 Message-Id: <1511458536-5315-1-git-send-email-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enable AXP803 PMIC and regulators for Orangepi Win. Signed-off-by: Jagan Teki --- .../boot/dts/allwinner/sun50i-a64-orangepi-win.dts | 125 +++++++++++++++++++-- 1 file changed, 117 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64-orangepi-win.dts b/arch/arm64/boot/dts/allwinner/sun50i-a64-orangepi-win.dts index 5f8ff40..240d357 100644 --- a/arch/arm64/boot/dts/allwinner/sun50i-a64-orangepi-win.dts +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-orangepi-win.dts @@ -57,13 +57,6 @@ chosen { stdout-path = "serial0:115200n8"; }; - - reg_vcc3v3: vcc3v3 { - compatible = "regulator-fixed"; - regulator-name = "vcc3v3"; - regulator-min-microvolt = <3300000>; - regulator-max-microvolt = <3300000>; - }; }; &ehci1 { @@ -73,7 +66,7 @@ &mmc0 { pinctrl-names = "default"; pinctrl-0 = <&mmc0_pins>; - vmmc-supply = <®_vcc3v3>; + vmmc-supply = <®_dcdc1>; cd-gpios = <&pio 5 6 GPIO_ACTIVE_HIGH>; cd-inverted; status = "okay"; @@ -83,6 +76,122 @@ status = "okay"; }; +&r_rsb { + status = "okay"; + + axp803: pmic@3a3 { + compatible = "x-powers,axp803"; + reg = <0x3a3>; + interrupt-parent = <&r_intc>; + interrupts = <0 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +#include "axp803.dtsi" + +®_aldo1 { + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "afvcc-csi"; +}; + +®_aldo2 { + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-pl"; +}; + +®_aldo3 { + regulator-always-on; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3000000>; + regulator-name = "vcc-pll-avcc"; +}; + +®_dcdc1 { + regulator-always-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-3v3"; +}; + +®_dcdc2 { + regulator-always-on; + regulator-min-microvolt = <1040000>; + regulator-max-microvolt = <1300000>; + regulator-name = "vdd-cpux"; +}; + +/* DCDC3 is polyphased with DCDC2 */ + +®_dcdc5 { + regulator-always-on; + regulator-min-microvolt = <1500000>; + regulator-max-microvolt = <1500000>; + regulator-name = "vcc-dram"; +}; + +®_dcdc6 { + regulator-always-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-name = "vdd-sys"; +}; + +®_dldo1 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-hdmi-dsi"; +}; + +®_dldo2 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-wifi"; +}; + +®_dldo3 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "avdd-csi"; +}; + +®_dldo4 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-wifi-io"; +}; + +®_eldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "cpvdd"; +}; + +®_fldo1 { + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vcc-1v2-hsic"; +}; + +/* + * The A64 chip cannot work without this regulator off, although + * it seems to be only driving the AR100 core. + * Maybe we don't still know well about CPUs domain. + */ +®_fldo2 { + regulator-always-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-name = "vdd-cpus"; +}; + +®_rtc_ldo { + regulator-name = "vcc-rtc"; +}; + &uart0 { pinctrl-names = "default"; pinctrl-0 = <&uart0_pins_a>; -- 2.7.4 From 1585132801522534501@xxx Sun Nov 26 12:47:20 +0000 2017 X-GM-THRID: 1585070706132268992 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread