Received: by 10.223.164.202 with SMTP id h10csp1600866wrb; Thu, 23 Nov 2017 21:47:01 -0800 (PST) X-Google-Smtp-Source: AGs4zMYigp7aAcG9h+84tXPSctNw7gh/m8yaT3gJsJoqUnThGbv3MqtWjfUYTRZmD4JbXd8+ki3g X-Received: by 10.99.36.195 with SMTP id k186mr11819833pgk.171.1511502421126; Thu, 23 Nov 2017 21:47:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1511502421; cv=none; d=google.com; s=arc-20160816; b=gvqmWN1qAU2hHzQ8/elkEPQE3jJ5F6mWOPc+f2wE6Qed/jRcdTTFbuSUVzf6Q3T6r4 oompsYe79SEq4trieKIZoaVdghd8WmLs7iq8aR+uVa3tRv/HBwwtJjdVVAP5/4l/LnvC V0VQJFPisjzg0bb2/bCGHA7m6F9i8QRYbCm72TrQOk/1IEuAxSIgPRdMKkAxxak42vTg mmN1CKs8TWqjRm1E+AsirCq6wl7r+BaCLOOAPRdUDqpYI1zkhbSMlWmeoqhdHTUdMCaZ jSbYWnmzCDMTSZIiq/eLdkljjZT5ygPa9Cvjo5lSJmWwKojUUE8K1f1J8ixqsQwQG6hz XlLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=TEsYSE5kP8Qh5ed8CuPXTcahGgzPHOIcwTYn72Dh5mA=; b=CSPHPXOwNFc1r/0MtKQhM8ztoDeYJxog4tAilVSPNpjI95W1vTX+muUFhzSZesXgCj sicBFNPdxKQN4f/KGc0FBDzuYquoG7vEeBj+Yn90xQ561Pc0oYD21GGI4Q2HWOPEZQir kNg9JgqspHXWG2VsPRqB+92wlxV7V9QsL3mHNTg1CyEf5D2FSU7rK/5T6oSM18AWnbAb g6/FCw+w8HqEolt2nbeKsyzFZhaTXTvaPEPnPCL5UYD+NvyGvydN7ICDqWztnXy9eTEe fLx8SH7pHYRFOrtF4ACqPFYIHYBk3pMwu+DSrOw7z6x2GGb3md+xiMOxDMCwwf7esZ6f ZmVQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w4si18125332plp.452.2017.11.23.21.46.40; Thu, 23 Nov 2017 21:47:01 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751856AbdKXFpq (ORCPT + 76 others); Fri, 24 Nov 2017 00:45:46 -0500 Received: from sci-ig2.spreadtrum.com ([222.66.158.135]:21613 "EHLO SHSQR01.spreadtrum.com" rhost-flags-OK-FAIL-OK-OK) by vger.kernel.org with ESMTP id S1750853AbdKXFpo (ORCPT ); Fri, 24 Nov 2017 00:45:44 -0500 Received: from ig2.spreadtrum.com (shmbx03.spreadtrum.com [10.0.1.208]) by SHSQR01.spreadtrum.com with ESMTP id vAO5h2aY097502 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=NO); Fri, 24 Nov 2017 13:43:02 +0800 (CST) (envelope-from Orson.Zhai@spreadtrum.com) Received: from SHCAS02.spreadtrum.com (10.0.1.202) by SHMBX03.spreadtrum.com (10.0.1.208) with Microsoft SMTP Server (TLS) id 15.0.847.32; Fri, 24 Nov 2017 13:43:20 +0800 Received: from localhost (10.0.73.143) by SHCAS02.spreadtrum.com (10.0.1.250) with Microsoft SMTP Server (TLS) id 15.0.847.32 via Frontend Transport; Fri, 24 Nov 2017 13:43:20 +0800 From: Baolin Wang To: , , , CC: , , , , Subject: [PATCH 2/2] clocksource: sprd: Add timer driver for Spreadtrum SC9860 platform Date: Fri, 24 Nov 2017 13:37:48 +0800 Message-ID: <58d686b831e2509d6fc29fbe61dc610902c250c3.1511501514.git.baolin.wang@spreadtrum.com> X-Mailer: git-send-email 2.12.2 In-Reply-To: <2aaad500b5faf51c55fc6f0ad361d9078a521db8.1511501514.git.baolin.wang@spreadtrum.com> References: <2aaad500b5faf51c55fc6f0ad361d9078a521db8.1511501514.git.baolin.wang@spreadtrum.com> MIME-Version: 1.0 Content-Type: text/plain X-MAIL: SHSQR01.spreadtrum.com vAO5h2aY097502 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Spreadtrum SC9860 platform will use the architected timers as local clock events, but we also need a broadcast timer device to wakeup the cpus when the cpus are in sleep mode. Thus this patch registers the timer0 to be a broadcast timer supporting periodic and oneshot events. Signed-off-by: Baolin Wang --- drivers/clocksource/Kconfig | 8 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/sprd-timer.c | 213 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 222 insertions(+) create mode 100644 drivers/clocksource/sprd-timer.c diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index cc60620..aa05132 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -467,6 +467,14 @@ config MTK_TIMER help Support for Mediatek timer driver. +config SPRD_TIMER + bool "Spreadtrum timer driver" + depends on GENERIC_CLOCKEVENTS + depends on ARCH_SPRD || COMPILE_TEST + select TIMER_OF + help + Enables the support for the Spreadtrum timer driver. + config SYS_SUPPORTS_SH_MTU2 bool diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index dbc1ad1..c657d3d 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -53,6 +53,7 @@ obj-$(CONFIG_CLKSRC_TI_32K) += timer-ti-32k.o obj-$(CONFIG_CLKSRC_NPS) += timer-nps.o obj-$(CONFIG_OXNAS_RPS_TIMER) += timer-oxnas-rps.o obj-$(CONFIG_OWL_TIMER) += owl-timer.o +obj-$(CONFIG_SPRD_TIMER) += sprd-timer.o obj-$(CONFIG_ARC_TIMERS) += arc_timer.o obj-$(CONFIG_ARM_ARCH_TIMER) += arm_arch_timer.o diff --git a/drivers/clocksource/sprd-timer.c b/drivers/clocksource/sprd-timer.c new file mode 100644 index 0000000..6fec0c5 --- /dev/null +++ b/drivers/clocksource/sprd-timer.c @@ -0,0 +1,213 @@ +/* + * Copyright (C) 2017 Spreadtrum Communications Inc. + * + * SPDX-License-Identifier: GPL-2.0 + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define TIMER_NAME "sprd_timer" + +#define TIMER_LOAD_LO 0x0 +#define TIMER_LOAD_HI 0x4 +#define TIMER_VALUE_LO 0x8 +#define TIMER_VALUE_HI 0xc + +#define TIMER_CTL 0x10 +#define TIMER_CTL_PERIOD_MODE BIT(0) +#define TIMER_CTL_ENABLE BIT(1) +#define TIMER_CTL_64BIT_WIDTH BIT(16) + +#define TIMER_INT 0x14 +#define TIMER_INT_EN BIT(0) +#define TIMER_INT_RAW_STS BIT(1) +#define TIMER_INT_MASK_STS BIT(2) +#define TIMER_INT_CLR BIT(3) + +#define TIMER_VALUE_SHDW_LO 0x18 +#define TIMER_VALUE_SHDW_HI 0x1c + +#define TIMER_VALUE_LO_MASK GENMASK(31, 0) +#define TIMER_VALUE_HI_SHIFT 32 + +struct sprd_timer_device { + struct clock_event_device ce; + void __iomem *base; + u32 freq; + int irq; +}; + +static inline struct sprd_timer_device * +to_sprd_timer(struct clock_event_device *c) +{ + return container_of(c, struct sprd_timer_device, ce); +} + +static void sprd_timer_enable(struct sprd_timer_device *timer, u32 flag) +{ + u32 val = readl_relaxed(timer->base + TIMER_CTL); + + val |= TIMER_CTL_ENABLE; + if (flag & TIMER_CTL_64BIT_WIDTH) + val |= TIMER_CTL_64BIT_WIDTH; + else + val &= ~TIMER_CTL_64BIT_WIDTH; + + if (flag & TIMER_CTL_PERIOD_MODE) + val |= TIMER_CTL_PERIOD_MODE; + else + val &= ~TIMER_CTL_PERIOD_MODE; + + writel_relaxed(val, timer->base + TIMER_CTL); +} + +static void sprd_timer_disable(struct sprd_timer_device *timer) +{ + u32 val = readl_relaxed(timer->base + TIMER_CTL); + + val &= ~TIMER_CTL_ENABLE; + writel_relaxed(val, timer->base + TIMER_CTL); +} + +static void sprd_timer_update_counter(struct sprd_timer_device *timer, + unsigned long cycles) +{ + writel_relaxed(cycles & TIMER_VALUE_LO_MASK, + timer->base + TIMER_LOAD_LO); + writel_relaxed(cycles >> TIMER_VALUE_HI_SHIFT, + timer->base + TIMER_LOAD_HI); +} + +static void sprd_timer_enable_interrupt(struct sprd_timer_device *timer) +{ + writel_relaxed(TIMER_INT_EN, timer->base + TIMER_INT); +} + +static void sprd_timer_clear_interrupt(struct sprd_timer_device *timer) +{ + u32 val = readl_relaxed(timer->base + TIMER_INT); + + val |= TIMER_INT_CLR; + writel_relaxed(val, timer->base + TIMER_INT); +} + +static int sprd_timer_set_next_event(unsigned long cycles, + struct clock_event_device *ce) +{ + struct sprd_timer_device *timer = to_sprd_timer(ce); + + sprd_timer_disable(timer); + sprd_timer_update_counter(timer, cycles); + sprd_timer_enable(timer, TIMER_CTL_64BIT_WIDTH); + + return 0; +} + +static int sprd_timer_set_periodic(struct clock_event_device *ce) +{ + struct sprd_timer_device *timer = to_sprd_timer(ce); + unsigned long cycles = DIV_ROUND_UP(timer->freq, HZ); + + sprd_timer_disable(timer); + sprd_timer_update_counter(timer, cycles); + sprd_timer_enable(timer, TIMER_CTL_64BIT_WIDTH | TIMER_CTL_PERIOD_MODE); + + return 0; +} + +static int sprd_timer_shutdown(struct clock_event_device *ce) +{ + struct sprd_timer_device *timer = to_sprd_timer(ce); + + sprd_timer_disable(timer); + return 0; +} + +static irqreturn_t sprd_timer_interrupt(int irq, void *dev_id) +{ + struct sprd_timer_device *timer = dev_id; + + sprd_timer_clear_interrupt(timer); + + if (clockevent_state_oneshot(&timer->ce)) + sprd_timer_disable(timer); + + timer->ce.event_handler(&timer->ce); + return IRQ_HANDLED; +} + +static void __init sprd_timer_clkevt_init(struct sprd_timer_device *timer) +{ + timer->ce.features = CLOCK_EVT_FEAT_DYNIRQ | CLOCK_EVT_FEAT_PERIODIC | + CLOCK_EVT_FEAT_ONESHOT; + timer->ce.set_next_event = sprd_timer_set_next_event; + timer->ce.set_state_periodic = sprd_timer_set_periodic; + timer->ce.set_state_shutdown = sprd_timer_shutdown; + timer->ce.name = TIMER_NAME; + timer->ce.rating = 300; + timer->ce.irq = timer->irq; + timer->ce.cpumask = cpu_possible_mask; + + sprd_timer_enable_interrupt(timer); + clockevents_config_and_register(&timer->ce, timer->freq, 1, UINT_MAX); +} + +static int __init sprd_timer_init(struct device_node *np) +{ + struct sprd_timer_device *timer; + int ret; + + timer = kzalloc(sizeof(*timer), GFP_KERNEL); + if (!timer) + return -ENOMEM; + + ret = of_property_read_u32(np, "clock-frequency", &timer->freq); + if (ret) { + pr_err("failed to get clock frequency\n"); + goto err_freq; + } + + timer->base = of_iomap(np, 0); + if (!timer->base) { + pr_err("%s: unable to map resource\n", np->name); + ret = -ENXIO; + goto err_freq; + } + + timer->irq = irq_of_parse_and_map(np, 0); + if (timer->irq < 0) { + pr_crit("%s: unable to parse timer irq\n", np->name); + ret = timer->irq; + goto err_map_irq; + } + + ret = request_irq(timer->irq, sprd_timer_interrupt, IRQF_TIMER, + TIMER_NAME, timer); + if (ret) { + pr_err("failed to setup irq %d\n", timer->irq); + goto err_request_irq; + } + + sprd_timer_clkevt_init(timer); + + return 0; + +err_request_irq: + irq_dispose_mapping(timer->irq); +err_map_irq: + iounmap(timer->base); +err_freq: + kfree(timer); + + return ret; +} + +TIMER_OF_DECLARE(sc9860_timer, "sprd,sc9860-timer", sprd_timer_init); -- 1.7.9.5 From 1585223961226881959@xxx Mon Nov 27 12:56:17 +0000 2017 X-GM-THRID: 1585223961226881959 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread