Received: by 10.223.164.202 with SMTP id h10csp1017142wrb; Fri, 17 Nov 2017 12:26:30 -0800 (PST) X-Google-Smtp-Source: AGs4zMZQVACKYi3u44a/5l7H7Z07zGaVj2L3e5kPDzaMEezCoMAK2wIhZheklUJft0faqJRG225N X-Received: by 10.84.238.193 with SMTP id l1mr6399474pln.106.1510950390339; Fri, 17 Nov 2017 12:26:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1510950390; cv=none; d=google.com; s=arc-20160816; b=e0O3ttXPbifXeCxkReKUNJEYw1Cl4burJbkgInPtcnSi7yeOcPE6bPYR6Bj5TQX0om f5gH+/ox1gMEFD4+H+VtBXkdC5jhOMFWgLWdgEtMGQZEC77fBgwHBiWP0NoWGHQVLZyL lG/o7ULv3OGn7eiv0mxhLtmCDyVqbrMMUnQTyRJ2HH7VeQMDsKG4tE4l1W160B2TfVkA isrlpuqLu2jnRNEDNotqHxQF/+dLWnvjF7U+W9n3PaB7oDKCJb9aQFvUO1HBgmf+6Y5m c8lzwzXzNB2wDpT241RmbjOIxb3bDWyyzpukF8k5mY6Zop5obOn5hycfNAnsG18mwCk1 /Ckw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :dkim-signature:arc-authentication-results; bh=UoV3cfcjwXkfB7PVMgHi7D14JVFdHG1pJboig+946jk=; b=ll9VggniRTLScm9fSGGKJUexbo6GJoIs0cVAWtn0rTyg2R06kSFMZ5rB3HBUBuLqPn EY7Hfqo/0M3qbQpFO+F7thAeUch3DGf70BdNpOrYULfK/3JhnUVC8zTP2EPqTzFEkADC WubN7zGwyOJdG4DK6wBNvR57Ie35D2YnqpomCDeg3mj0ukTJy88yQ0dMByBUt9SrKAdv HRCf/j1lG//RgyGjyoZIVhgBjZU3gCY2klcMGd3P63ApicIL0ejj5OVawWn1bySrUj6c WcsIXRVBXf1wgOkDfiAmRWf9JYJJT+Q3Qo/7iM6ozcicQQ/bJMPfTE0Acl7T5RWo9SPx tflA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=nTi73h+F; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m20si3651312pfi.179.2017.11.17.12.26.17; Fri, 17 Nov 2017 12:26:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=nTi73h+F; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934608AbdKQNJM (ORCPT + 93 others); Fri, 17 Nov 2017 08:09:12 -0500 Received: from mail-lf0-f67.google.com ([209.85.215.67]:46512 "EHLO mail-lf0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933308AbdKQNIp (ORCPT ); Fri, 17 Nov 2017 08:08:45 -0500 Received: by mail-lf0-f67.google.com with SMTP id g35so2602458lfi.13 for ; Fri, 17 Nov 2017 05:08:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=subject:to:cc:references:from:organization:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=UoV3cfcjwXkfB7PVMgHi7D14JVFdHG1pJboig+946jk=; b=nTi73h+FF7SXa2sT+IrobmKIgGR0/vNhHJXqLvYk7rjcSGWr8lvU/OOXHarOYnOYj/ AfsvHy1aJMA8eeTI5NzO2ozcPiSFI/ZeOJOznXDCMelI4V02XO5TRnpF/7S/vjUJFC3a O8+H1siCbPVLWUDyk15IAUW8wmDIdTfvAwFtiUYMcY9dJPm/fR1ToXi33LrpxZMQFdzy 55WbVfxKYHk8ylLHrqBIIJYOC6bG5e1qO4+ipfqu7OM4R2F8cCHX6XGtbjMOS+7uQv5o k8IKdHQ4WbpfgDf4X5NyVgLj+shnYS54P+FefqindwYy8EAh2Yep1RvQJRJclhsQ3igm 6UMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:organization :message-id:date:user-agent:mime-version:in-reply-to :content-language:content-transfer-encoding; bh=UoV3cfcjwXkfB7PVMgHi7D14JVFdHG1pJboig+946jk=; b=IZL5cGxN9UrVs8dIZarAradBSJUDXGyc7zsDSDLaiC0lFL6PO5lWFfCGm5/pJwXdOK OyhakPFFycwTMktJbK31NZQKtpGE6fH8jzrYtQlrMmzz8yokl82U0v48V3YfZMWVok04 Lqk0wrOUN3t59HPGIPwAE9+Db/S3jUhT5t5w/bO2QamBD7dde2keWk96+v+EaSoX8P3k fJCjt9uhn2nUNN6qDBgkcQN2VFRa+ds0b1M5qSFvUUJGtuN1o5zIxQ5fLzNFQeC6CVR4 2vnzpbwiVtdi38kOWgUsDQWCY8WFy5rkSCTqwec92PboH7KBBlD8a2gIS3SwEoqGt/ZU +MdQ== X-Gm-Message-State: AJaThX5MIdM6/mfwYy1aBAy10HKeo95gBigUQQ0nLPrjw0HG+YPXpN3i Hh9imd4PDxHvWRMzK1Fga+cQI27lXBM= X-Received: by 10.46.67.207 with SMTP id z76mr831256lje.61.1510924123520; Fri, 17 Nov 2017 05:08:43 -0800 (PST) Received: from [192.168.1.29] ([90.63.244.31]) by smtp.gmail.com with ESMTPSA id g192sm635870lfg.42.2017.11.17.05.08.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 17 Nov 2017 05:08:42 -0800 (PST) Subject: Re: [PATCH 1/3] dt-bindings: reset: Add bindings for the Meson-AXG SoC Reset Controller To: Yixun Lan , Philipp Zabel , Rob Herring Cc: Jerome Brunet , Carlo Caione , Kevin Hilman , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20171110084650.31325-1-yixun.lan@amlogic.com> From: Neil Armstrong Organization: Baylibre Message-ID: <92df6e7a-41cf-6221-fa64-88fa249f0a6d@baylibre.com> Date: Fri, 17 Nov 2017 14:08:41 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: <20171110084650.31325-1-yixun.lan@amlogic.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/11/2017 09:46, Yixun Lan wrote: > Add DT bindings for the Meson-AXG SoC Reset Controller include file, > and also slightly update documentation. > > Signed-off-by: Yixun Lan > --- > .../bindings/reset/amlogic,meson-reset.txt | 3 +- > .../dt-bindings/reset/amlogic,meson-axg-reset.h | 124 +++++++++++++++++++++ > 2 files changed, 126 insertions(+), 1 deletion(-) > create mode 100644 include/dt-bindings/reset/amlogic,meson-axg-reset.h > > diff --git a/Documentation/devicetree/bindings/reset/amlogic,meson-reset.txt b/Documentation/devicetree/bindings/reset/amlogic,meson-reset.txt > index e746b631793a..28ef6c295c76 100644 > --- a/Documentation/devicetree/bindings/reset/amlogic,meson-reset.txt > +++ b/Documentation/devicetree/bindings/reset/amlogic,meson-reset.txt > @@ -5,7 +5,8 @@ Please also refer to reset.txt in this directory for common reset > controller binding usage. > > Required properties: > -- compatible: Should be "amlogic,meson8b-reset" or "amlogic,meson-gxbb-reset" > +- compatible: Should be "amlogic,meson8b-reset", "amlogic,meson-gxbb-reset" or > + "amlogic,meson-axg-reset". > - reg: should contain the register address base > - #reset-cells: 1, see below > > diff --git a/include/dt-bindings/reset/amlogic,meson-axg-reset.h b/include/dt-bindings/reset/amlogic,meson-axg-reset.h > new file mode 100644 > index 000000000000..ad6f55dabd6d > --- /dev/null > +++ b/include/dt-bindings/reset/amlogic,meson-axg-reset.h > @@ -0,0 +1,124 @@ > +/* > + * > + * Copyright (c) 2016 BayLibre, SAS. > + * Author: Neil Armstrong > + * > + * Copyright (c) 2017 Amlogic, inc. > + * Author: Yixun Lan > + * > + * SPDX-License-Identifier: (GPL-2.0+ OR BSD) > + */ > + > +#ifndef _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H > +#define _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H > + > +/* RESET0 */ > +#define RESET_HIU 0 > +#define RESET_PCIE_A 1 > +#define RESET_PCIE_B 2 > +#define RESET_DDR_TOP 3 > +/* 4 */ > +#define RESET_VIU 5 > +#define RESET_PCIE_PHY 6 > +#define RESET_PCIE_APB 7 > +/* 8 */ > +/* 9 */ > +#define RESET_VENC 10 > +#define RESET_ASSIST 11 > +/* 12 */ > +#define RESET_VCBUS 13 > +/* 14 */ > +/* 15 */ > +#define RESET_GIC 16 > +#define RESET_CAPB3_DECODE 17 > +/* 18-21 */ > +#define RESET_SYS_CPU_CAPB3 22 > +#define RESET_CBUS_CAPB3 23 > +#define RESET_AHB_CNTL 24 > +#define RESET_AHB_DATA 25 > +#define RESET_VCBUS_CLK81 26 > +#define RESET_MMC 27 > +/* 28-31 */ > +/* RESET1 */ > +/* 32 */ > +/* 33 */ > +#define RESET_USB_OTG 34 > +#define RESET_DDR 35 > +#define RESET_AO_RESET 36 > +/* 37 */ > +#define RESET_AHB_SRAM 38 > +/* 39 */ > +/* 40 */ > +#define RESET_DMA 41 > +#define RESET_ISA 42 > +#define RESET_ETHERNET 43 > +/* 44 */ > +#define RESET_SD_EMMC_B 45 > +#define RESET_SD_EMMC_C 46 > +#define RESET_ROM_BOOT 47 > +#define RESET_SYS_CPU_0 48 > +#define RESET_SYS_CPU_1 49 > +#define RESET_SYS_CPU_2 50 > +#define RESET_SYS_CPU_3 51 > +#define RESET_SYS_CPU_CORE_0 52 > +#define RESET_SYS_CPU_CORE_1 53 > +#define RESET_SYS_CPU_CORE_2 54 > +#define RESET_SYS_CPU_CORE_3 55 > +#define RESET_SYS_PLL_DIV 56 > +#define RESET_SYS_CPU_AXI 57 > +#define RESET_SYS_CPU_L2 58 > +#define RESET_SYS_CPU_P 59 > +#define RESET_SYS_CPU_MBIST 60 > +/* 61-63 */ > +/* RESET2 */ > +/* 64 */ > +/* 65 */ > +#define RESET_AUDIO 66 > +/* 67 */ > +#define RESET_MIPI_HOST 68 > +#define RESET_AUDIO_LOCKER 69 > +#define RESET_GE2D 70 > +/* 71-76 */ > +#define RESET_AO_CPU_RESET 77 > +/* 78-95 */ > +/* RESET3 */ > +#define RESET_RING_OSCILLATOR 96 > +/* 97-127 */ > +/* RESET4 */ > +/* 128 */ > +/* 129 */ > +#define RESET_MIPI_PHY 130 > +/* 131-140 */ > +#define RESET_VENCL 141 > +#define RESET_I2C_MASTER_2 142 > +#define RESET_I2C_MASTER_1 143 > +/* 144-159 */ > +/* RESET5 */ > +/* 160-191 */ > +/* RESET6 */ > +#define RESET_PERIPHS_GENERAL 192 > +#define RESET_PERIPHS_SPICC 193 > +/* 194 */ > +/* 195 */ > +#define RESET_PERIPHS_I2C_MASTER_0 196 > +/* 197-200 */ > +#define RESET_PERIPHS_UART_0 201 > +#define RESET_PERIPHS_UART_1 202 > +/* 203-204 */ > +#define RESET_PERIPHS_SPI_0 205 > +#define RESET_PERIPHS_I2C_MASTER_3 206 > +/* 207-223 */ > +/* RESET7 */ > +#define RESET_USB_DDR_0 224 > +#define RESET_USB_DDR_1 225 > +#define RESET_USB_DDR_2 226 > +#define RESET_USB_DDR_3 227 > +/* 228 */ > +#define RESET_DEVICE_MMC_ARB 229 > +/* 230 */ > +#define RESET_VID_LOCK 231 > +#define RESET_A9_DMC_PIPEL 232 > +#define RESET_DMC_VPU_PIPEL 233 > +/* 234-255 */ > + > +#endif > Reviewed-by: Neil Armstrong From 1583668204803560807@xxx Fri Nov 10 08:48:12 +0000 2017 X-GM-THRID: 1583668204803560807 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread