Received: by 10.223.164.202 with SMTP id h10csp294842wrb; Tue, 14 Nov 2017 01:25:12 -0800 (PST) X-Google-Smtp-Source: AGs4zMbUxRj74qjA83K/Tvi19TFEk075p1WJQv1xxF504ERb8V1hbs48f2Jev4qxkZFMxDtjAFIF X-Received: by 10.98.158.28 with SMTP id s28mr12155189pfd.90.1510651511890; Tue, 14 Nov 2017 01:25:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1510651511; cv=none; d=google.com; s=arc-20160816; b=eygpxMbt2UNeu7XJfhSwmqq4SgyOYwPiJMfg+RX4rxtO1/xduNYeSy3F1JIVZEVRCc ZwdQH+pW8YGDDICHoltahf0edaWBib2SWyUa6XgTRPjcCY97/L8ERQOQLpU1zmdvtEXs QiTogmoHx0uxs/OCAK3W8mhwCmHEN3ZIJBwUGE5Me+4wIMkTqcVHuNF/LhTyx38Qib5T 3/O9SGZCFa/Cp2+IGu0swW7Ks8HzbN2PNM/cJ76x42O+zA4+QyXVQqcpV/yNHqrS/sY1 LXxb6kSQnEbGAIIcQnXSUc9llXjUFaMK64PLxHHEf9NqiAK4Oc5GiboWRzVj7tZIuM6y 6kCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=ijs736eC64FvmWFtB4H/LGskqNlNViAYggBxsLF6SI1cg8eXP3Uf0n7EW9VGREKU3h hll2jNjT+lFFf+XpBFyDL7ogHrvfHAJB5GBUfvv66u+PEc23yYTHgco3+vZyKzAYvy+S Iiyh6E+cgqCziGguzWAMQ/w6QXolwi5OQ2GYkTbG7bBnvto4+pNEui8DTXW+U0Wb3qwS wman1cP889C2ROPMRAt248E7f0aX7JBfU5HRaYaZCMjgey4GIOu0+PPB5CjxYfaoFYwQ +l7D/6j+zNbABBieFxWDkqLTb3TGvneAO4PZRL6Kk8lxxdtkT8Bo5FFC+O3EcDCV8VgU p2hA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=T8lq0x5K; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n3si15909114pld.602.2017.11.14.01.24.59; Tue, 14 Nov 2017 01:25:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=T8lq0x5K; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752436AbdKNIyY (ORCPT + 88 others); Tue, 14 Nov 2017 03:54:24 -0500 Received: from mail-wm0-f67.google.com ([74.125.82.67]:51678 "EHLO mail-wm0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753431AbdKNIxe (ORCPT ); Tue, 14 Nov 2017 03:53:34 -0500 Received: by mail-wm0-f67.google.com with SMTP id b189so13387714wmd.0 for ; Tue, 14 Nov 2017 00:53:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=T8lq0x5KNub1jWXlHuRxJLJuHwThhc4Tbt0dvlfvpWQ3A88+fEX3xxilBm+hemar1l v5rM9zrr/2FLeS9OeeriaZUz26xYKeF8O3RSbwVsc+nq1gNv/oZkWpfj9nqnuNrasa79 Np7GaINttURzTJEaC91yvXj0brgjAjP2ZpVXs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=eCMpBw4Hj4gSa0RHSTklwGibbTSE93guSik/sUbuu8pS6GZ8+RE/46+cpsFmvURTyY 4C0tXzbqSW3YL2tdFkEiNgyUmlVI83ABCWfQBZVndeabQhiWUPdvAcLQX/1NAtnjiHcF nP9ejQh2cmhOX4fBqriiKMJBOA3fCl1P1tFAkqtDYVUMrOKE6KB+ha7634dnO+tky8aU jy70YxdUcmUKoieGfz203KJ5cGld37GLWl5JoCEOIBOeIuPvRshQX1axWNo1oo7jLjvO J9Bbfg9VRvAwEpI7bwptAx9pl+++r1V827m3djDGC1UclZyGp+ZnG0syssrYAOQBcbfw hLwQ== X-Gm-Message-State: AJaThX6IwYQRePGYe6S+s09hXsQbpfmqxYlyGO/jN/gI2SdHF7faQQEE StDXylA6b0yRGmh+zYdfViUsiw== X-Received: by 10.28.150.144 with SMTP id y138mr8676495wmd.145.1510649612871; Tue, 14 Nov 2017 00:53:32 -0800 (PST) Received: from lmecxl0911.lme.st.com ([80.215.205.30]) by smtp.gmail.com with ESMTPSA id g28sm22894551wra.31.2017.11.14.00.53.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 14 Nov 2017 00:53:32 -0800 (PST) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com, julien.thierry@arm.com, sudeep.holla@arm.com, arnd@arndb.de Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v8 6/6] arm: dts: stm32: remove useless clocksource nodes Date: Tue, 14 Nov 2017 09:52:43 +0100 Message-Id: <1510649563-22975-7-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1510649563-22975-1-git-send-email-benjamin.gaignard@linaro.org> References: <1510649563-22975-1-git-send-email-benjamin.gaignard@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index dd7e99b..ac9a3e6 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 5633860..a9077e6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>; -- 2.7.4 From 1584004802632700755@xxx Tue Nov 14 01:58:17 +0000 2017 X-GM-THRID: 1577712488456579238 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread